summaryrefslogtreecommitdiff
path: root/src/i965_video.c
AgeCommit message (Expand)AuthorFilesLines
2010-11-01Xv: setup pipeline for Xv on SandybridgeXiang, Haihao1-0/+627
2010-11-01Xv: set the surface state base addressXiang, Haihao1-74/+67
2010-10-07Include a chipset generation number to clarify device specific paths.Chris Wilson1-13/+13
2010-06-25Rename common infrastructure to the intel namespace.Chris Wilson1-11/+7
2010-06-25i810: Move into a legacy directory.Chris Wilson1-0/+3
2010-06-21Emit the flush after a potential draw from the BlockHandler.Chris Wilson1-1/+1
2010-06-09Revert "xp:trapezoids"Chris Wilson1-0/+1
2010-06-08xp:trapezoidsChris Wilson1-1/+0
2010-05-24Kill paranoid assertions on every write into the batchbuffer.Chris Wilson1-18/+0
2010-05-17i830: Remove vestigal debugging ALWAYS_FLUSH and ALWAYS_SYNCChris Wilson1-1/+0
2010-04-08i965 Xv: fix chroma pitchDaniel Vetter1-2/+3
2010-03-04Xv: fixup relocation in i965_video.cDaniel Vetter1-1/+1
2010-01-07Xv: kill unnecessary parameters for hw PutImage functionsDaniel Vetter1-1/+0
2009-12-07batch: Ensure we send a MI_FLUSH in the block handler for TFPChris Wilson1-1/+1
2009-12-02Remove flush parameter from intel_batch_flush()Chris Wilson1-1/+1
2009-12-02Rename I830Sync() to intel_sync()Chris Wilson1-1/+1
2009-11-10Check that batch buffers are atomic.Chris Wilson1-5/+5
2009-10-14conf: Add debugging flush optionsChris Wilson1-0/+2
2009-10-08Rename the xv pPriv to adaptor_priv to reflect whose private it is.Eric Anholt1-19/+16
2009-10-08Call pPixmaps plain old pixmaps.Eric Anholt1-4/+4
2009-10-08Rename the xf86 screen private from pScrn to scrn.Eric Anholt1-28/+28
2009-10-08Rename the screen private from I830Ptr pI830 to intel_screen_private *intel.Eric Anholt1-98/+98
2009-10-06Move to kernel coding style.Eric Anholt1-958/+975
2009-10-05Remove error state dumping code.Eric Anholt1-1/+1
2009-10-05Xv: kill hw double buffering logicDaniel Vetter1-6/+6
2009-10-05Xv: use is_planar_fourcc helper some moreDaniel Vetter1-24/+12
2009-08-07Align tiled pixmap height so we don't address beyond the end of our buffers.Eric Anholt1-3/+0
2009-06-30Xv: fix domain usage for binding table on i965+ chipsZhenyu Wang1-1/+1
2009-06-30Add XV support on IGDNGZhenyu Wang1-46/+142
2009-05-01Hold reference to video binding table until all rects are painted.Keith Packard1-1/+3
2009-05-013D_STATE_VERTEX_BUFFERS takes four 32-bit values, not three.Keith Packard1-2/+4
2009-05-01Don't bother to enable VF statistics during 965 video playbackKeith Packard1-2/+1
2009-04-27Now that video destination pixmaps are always in BOs, no more MarkSync.Eric Anholt1-8/+4
2009-03-06intel: Nuke shared-entity support (zaphod mode).Eric Anholt1-1/+1
2009-02-25XvMC: fix broken xvmc on 965Xiang, Haihao1-5/+9
2009-02-18Make Xv used a buffer object instead of i830_memory.Kristian Høgsberg1-2/+9
2009-01-20Use intel_emit_reloc from video to prettify 965 render bind_bo setup.Eric Anholt1-17/+0
2009-01-20Do check_aperture_space and batch_start_atomic for i965 video.Eric Anholt1-2/+27
2009-01-20Move 965 video setup to a separate function so we can move it around.Eric Anholt1-172/+174
2009-01-06Handle drm_bo_map failure in 965 video and composite paths.Keith Packard1-57/+111
2008-12-04Emit proper relocations to pixmaps in BOs in i965 video.Eric Anholt1-1/+9
2008-12-04Move i965 video surface state and binding table to BOs.Eric Anholt1-64/+73
2008-12-04Move i965 video vertex data to BOs.Eric Anholt1-30/+22
2008-12-04Move remaining i965 video programs to BOs.Eric Anholt1-21/+19
2008-12-04Move i965 video wm and sampler state to BOs.Eric Anholt1-45/+91
2008-12-04Stop allocating unused scratch space for i965 video.Eric Anholt1-6/+2
2008-12-04Move i965 video vs/sf state to BOs.Eric Anholt1-18/+42
2008-12-04Move i965 video cc state to BOs.Eric Anholt1-17/+69
2008-12-04Move I965DisplayVideoTextured unit state setup to separate functions.Eric Anholt1-158/+170
2008-12-04Move I965DisplayVideoTextured surface/sampler setup to separate functions.Eric Anholt1-71/+92
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-25 12:57:48 +0000