index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
lsra.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2017-03-08
Do not set the last use bit on UVR ref positions.
Pat Gavlin
1
-1
/
+1
2017-03-08
Fix extend lifetimes stress.
Pat Gavlin
1
-3
/
+25
2017-03-08
Format code.
Pat Gavlin
1
-1
/
+2
2017-03-07
Calculate last uses during buildIntervals.
Pat Gavlin
1
-65
/
+73
2017-03-03
RyuJIT/ARM32: enable codegen for long nodes.
Mikhail Skvortcov
1
-2
/
+0
2017-02-28
Merge pull request #9609 from pgavlin/HandleContainedNodesEarlier
Pat Gavlin
1
-21
/
+33
2017-02-28
Handle contained nodes earlier in buildRefPositionsForNode.
Pat Gavlin
1
-21
/
+33
2017-03-01
RyuJIT/ARM32: Enable P/Invoke lowering.
Mikhail Skvortcov
1
-1
/
+3
2017-02-23
RyuJIT/ARM32: Fix helper kill mask and call target consuming
Mikhail Skvortcov
1
-3
/
+0
2017-02-05
Enable SIMD for RyuJIT/x86
Bruce Forstall
1
-2
/
+2
2017-01-11
Fix initialization of resolution sets
Carol Eidt
1
-7
/
+23
2016-12-15
Merge pull request #8207 from CarolEidt/StreamlineResolution
Carol Eidt
1
-61
/
+188
2016-12-12
Merge pull request #8532 from sivarv/fixedRegFix
Sivarv
1
-43
/
+39
2016-12-09
Fix to issue 8286.
sivarv
1
-43
/
+39
2016-12-09
Merge pull request #8544 from sivarv/moveRegFix
Sivarv
1
-7
/
+8
2016-12-08
Fix to issue 8287.
sivarv
1
-7
/
+8
2016-12-08
Merge pull request #8537 from pgavlin/VSO299202
Pat Gavlin
1
-1
/
+45
2016-12-08
Correct an assertion in LSRA.
Pat Gavlin
1
-3
/
+2
2016-12-08
Disable special put args for LIMIT_CALLER on x86.
Pat Gavlin
1
-1
/
+45
2016-12-06
Streamline LSRA resolution
Carol Eidt
1
-61
/
+188
2016-12-06
Fix to issue 8356.
sivarv
1
-7
/
+24
2016-11-22
x86: not all fields of promoted struct need regs
Carol Eidt
1
-3
/
+14
2016-11-08
If the very first ref position of an interval has a register assignment of RB...
sivarv
1
-2
/
+2
2016-11-04
While unassigning a phyReg, establish association with a previous interval
sivarv
1
-1
/
+2
2016-10-24
Fix the condition to dump a basic block stats.
sivarv
1
-1
/
+1
2016-10-19
Enable Enter/Leave/Tailcall hooks for RyuJIT/x86
Bruce Forstall
1
-3
/
+2
2016-10-11
Dump LSRA stats.
sivarv
1
-1
/
+155
2016-10-06
Merge pull request #7504 from pgavlin/NormalizeSpills
Pat Gavlin
1
-36
/
+28
2016-10-06
Fix a typo and a formatting issue.
Pat Gavlin
1
-2
/
+1
2016-10-06
Always normalize stores when spilling lclVars.
Pat Gavlin
1
-36
/
+29
2016-10-05
Support double-aligned frames for RyuJIT/x86
Carol Eidt
1
-23
/
+97
2016-09-29
Optimize codegen when SIMD (in)Equality that produces bool result is compared...
sivarv
1
-1
/
+1
2016-09-21
Support Lower to reserve internal register(s) different from targetReg.
sivarv
1
-8
/
+9
2016-09-21
Merge pull request #7291 from adiaaida/format
Michelle McDaniel
1
-77
/
+47
2016-09-21
Fix conflicts between nix and Windows formatting
Michelle McDaniel
1
-0
/
+2
2016-09-21
Reformat jit code on OSX
Michelle McDaniel
1
-1
/
+1
2016-09-21
Reformat jit code for Windows x64
Michelle McDaniel
1
-76
/
+44
2016-09-21
Merge pull request #7289 from CarolEidt/Fix7196
Carol Eidt
1
-1
/
+1
2016-09-21
Fix Issue 7196: No extra internal regs for block nodes
Carol Eidt
1
-1
/
+1
2016-09-20
Support GT_OBJ for x86
Carol Eidt
1
-5
/
+7
2016-09-15
Merge pull request #7194 from sivarv/jitstressregs1or8Fix
Sivarv
1
-57
/
+203
2016-09-15
Fix LSRA stress modes not to constrain candidates to below the
sivarv
1
-57
/
+203
2016-09-14
Merge pull request #7189 from pgavlin/x86-cmp-long
Pat Gavlin
1
-2
/
+2
2016-09-14
Introduce GT_JCC.
Pat Gavlin
1
-2
/
+2
2016-09-12
Fix to #7091.
sivarv
1
-4
/
+1
2016-09-09
Merge pull request #7111 from sivarv/jitstressregs2Fix
Sivarv
1
-1
/
+30
2016-09-08
Fix to #7087
sivarv
1
-1
/
+30
2016-09-07
Enable long multiply
Michelle McDaniel
1
-0
/
+3
2016-09-01
1st Class Struct Block Assignments
Carol Eidt
1
-57
/
+55
2016-08-31
Fix #6893. (#6932)
Pat Gavlin
1
-15
/
+13
[next]