summaryrefslogtreecommitdiff
path: root/board/xilinx
AgeCommit message (Expand)AuthorFilesLines
2022-12-05global: Move remaining CONFIG_SYS_SDRAM_* to CFG_SYS_SDRAM_*Tom Rini2-7/+7
2022-12-05xilinx: zynqmp: Fix SPL_FS_LOAD_PAYLOAD_NAME usageMichal Simek1-21/+24
2022-12-05arm64: zynqmp: Do not include psu_init to U-Boot by defaultMichal Simek1-5/+1
2022-12-05board/xilinx/zynqmp/MAINTAINERS: change e-mail address for Luca CeresoliLuca Ceresoli1-1/+1
2022-12-05xilinx: Remove unused ZYNQ_MAC_IN_EEPROM/ZYNQ_GEM_I2C_MAC_OFFSET entriesMichal Simek1-17/+0
2022-12-05xilinx: Add option to select SC id instead of DUT id for SC supportMichal Simek3-1/+15
2022-11-22arm64: zynqmp: Create vck190 spl link for revBMichal Simek1-0/+1
2022-11-22xilinx: common: Remove zynq_board_read_rom_ethaddr()Venkatesh Yadav Abbarapu1-28/+0
2022-10-10xilinx: zynqmp: Load pmufw configuration before checking accessMichal Simek1-4/+8
2022-10-10xilinx: common: fix board_late_init_xilinx()Heinrich Schuchardt1-3/+0
2022-10-10xilinx: zynqmp: change the type of multiboot variableVenkatesh Yadav Abbarapu1-1/+1
2022-10-10xilinx: common: Add print_cpuinfo() declarationVenkatesh Yadav Abbarapu1-0/+1
2022-10-05xilinx: common: Fix static checker warningsVenkatesh Yadav Abbarapu1-3/+3
2022-10-05xilinx: zynq: Enable early eeprom decodingMichal Simek1-0/+3
2022-09-26Merge tag 'xilinx-for-v2023.01-rc1-v2' of https://gitlab.denx.de/u-boot/custo...Tom Rini5-3/+199
2022-09-26arm64: versal-net: Add support for Versal NET platformMichal Simek5-3/+199
2022-09-23board_f: Fix types for board_get_usable_ram_top()Pali Rohár1-1/+1
2022-09-13xilinx: common: Add support for SOC detectionMichal Simek1-0/+25
2022-09-13arm64: xilinx: Move board_get_usable_ram_top() to common locationMichal Simek4-73/+29
2022-09-13xilinx: Define only mmc devnum not partitionMichal Simek2-3/+3
2022-09-13xilinx: zynq: Use CONFIG_SPL_FS_LOAD_PAYLOAD_NAME for dfu_alt_infoMichal Simek1-2/+3
2022-09-13xilinx: Fix logic when dfu_alt_info is generatedMichal Simek2-4/+2
2022-09-12xilinx: zynqmp: Fix AES with a user provided keyJanne Ylalehto1-3/+3
2022-07-26fpga: xilinx: add bitstream flags to driver descOleksandr Suvorov2-2/+8
2022-07-26xilinx: common: Use strlcpy instead of strncpyMichal Simek1-5/+5
2022-07-26xilinx: Wire uuid reading from FRUMichal Simek1-0/+18
2022-07-26zynqmp: Run board_get_usable_ram_top() only on main U-BootAshok Reddy Soma1-0/+3
2022-06-24arm64: zynqmp: Move helper functions below header includesStefan Herbrechtsmeier3-2393/+2375
2022-06-24xilinx: zynqmp: make spi flash support optionalStefan Herbrechtsmeier1-0/+2
2022-06-24xilinx: common: Separate display cpu info functionStefan Herbrechtsmeier3-29/+38
2022-06-24xilinx: cpuinfo: Print soc machineStefan Herbrechtsmeier1-0/+4
2022-06-24soc: xilinx: zynqmp: Add machine identification supportStefan Herbrechtsmeier1-268/+15
2022-06-24xilinx: zynqmp: Merge device listsStefan Herbrechtsmeier1-30/+24
2022-06-24xilinx: zynqmp: Reuse shift macros to define masksStefan Herbrechtsmeier1-3/+3
2022-06-24xilinx: zynqmp: Add macro for device type maskStefan Herbrechtsmeier1-2/+3
2022-06-24xilinx: zynqmp: Replace strncat with strlcatStefan Herbrechtsmeier1-8/+9
2022-06-24microblaze: add support for handling PVR dataOvidiu Panait1-0/+8
2022-06-24microblaze: Kconfig: introduce XILINX_MICROBLAZE0_FPGA_FAMILY optionOvidiu Panait1-0/+8
2022-06-24microblaze: cache: introduce Kconfig options for icache/dcache sizesOvidiu Panait1-0/+16
2022-06-24microblaze: cache: improve icache Kconfig optionsOvidiu Panait1-0/+11
2022-06-24microblaze: cache: improve dcache Kconfig optionsOvidiu Panait1-0/+11
2022-06-24arm64: versal: Add support to load an app at EL1Ashok Reddy Soma1-0/+17
2022-06-06xilinx: fru: Replace spaces with \0 in detected revisionMichal Simek1-0/+4
2022-05-18arm64: zynqmp: zynqmp-sm-k26-revA: Fix DP PLL configurationNeal Frager1-0/+3
2022-05-18arm64: zynqmp: zynqmp-zcu102-revA: Fix DP PLL configurationNeal Frager1-2/+2
2022-05-18arm64: zynqmp: zynqmp-zcu106-revA: Fix DP PLL configurationNeal Frager1-2/+2
2022-05-18arm64: zynqmp: zynqmp-zcu106-rev1.0: Fix DP PLL configurationNeal Frager1-2/+2
2022-05-13xilinx: Handle board_get_usable_ram_top(0) properlyMichal Simek2-0/+6
2022-04-21xilinx: versal: board: use CONFIG_COUNTER_FREQUENCYPeng Fan1-1/+1
2022-04-19.mailmap: Start to use new amd.com email addressMichal Simek3-3/+3