blob: aca531a3edc0c0f2c90fdf942302a5368c2fb4b8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
|
#define CRIS_MMU_ERR_EXEC 0
#define CRIS_MMU_ERR_READ 1
#define CRIS_MMU_ERR_WRITE 2
#define CRIS_MMU_ERR_FLUSH 3
struct cris_mmu_result_t
{
uint32_t phy;
int prot;
int bf_vec;
};
void cris_mmu_init(CPUState *env);
void cris_mmu_flush_pid(CPUState *env, uint32_t pid);
int cris_mmu_translate(struct cris_mmu_result_t *res,
CPUState *env, uint32_t vaddr,
int rw, int mmu_idx);
|
