summaryrefslogtreecommitdiff
path: root/target-sparc/op_helper.c
AgeCommit message (Expand)AuthorFilesLines
2012-06-15Upgrade to upstream v1.1.0.Evgeny Voevodin1-74/+0
2011-10-26Sparc: split load and store op helpersBlue Swirl1-2416/+0
2011-10-26Sparc: avoid AREG0 for division op helpersBlue Swirl1-74/+0
2011-10-26Sparc: avoid AREG0 for softint op helpers and Leon cache controlBlue Swirl1-94/+0
2011-10-23Sparc: split CWP and PSTATE op helpersBlue Swirl1-488/+1
2011-10-23Sparc: avoid AREG0 for lazy condition code helpersBlue Swirl1-1/+1
2011-10-23Sparc: split lazy condition code handling op helpersBlue Swirl1-464/+0
2011-10-23Sparc: split FPU and VIS op helpersBlue Swirl1-743/+0
2011-10-23Sparc: fix coding styleBlue Swirl1-452/+502
2011-10-23Sparc: avoid AREG0 for raise_exception and helper_debugBlue Swirl1-57/+43
2011-10-23Sparc: move trivial functions from op_helper.cBlue Swirl1-47/+0
2011-10-23Sparc: split helper.cBlue Swirl1-1/+0
2011-10-01softmmu_header: pass CPUState to tlb_fillBlue Swirl1-4/+3
2011-09-10Sparc64: remove useless variableBlue Swirl1-4/+2
2011-08-07Remove unused is_softmmu parameter from cpu_handle_mmu_faultBlue Swirl1-1/+1
2011-08-01Sparc: fix non-faulting unassigned memory accessesBlue Swirl1-17/+8
2011-07-30exec.h cleanupBlue Swirl1-1/+6
2011-07-21SPARC64: implement MMU miss traps on nonfaulting loadsTsuneo Saito1-16/+20
2011-07-20Fix unassigned memory access handlingBlue Swirl1-6/+20
2011-07-20SPARC64: treat UA2007 ASI_BLK_* as translating ASIs.Tsuneo Saito1-1/+2
2011-07-20SPARC64: fix VIS1 SIMD signed compare instructionsTsuneo Saito1-10/+13
2011-07-14SPARC64: C99 comment fix for block-transfer ASIsTsuneo Saito1-14/+14
2011-07-14SPARC64: Add JPS1 ASI_BLK_AIU[PS]L ASIs for ldfa and stfaTsuneo Saito1-0/+4
2011-07-14SPARC64: Add UA2007 ASI_BLK_AIU[PS]L? ASIs for stfaTsuneo Saito1-1/+5
2011-07-14SPARC64: Add UA2007 ASI_BLK_AIU[PS]L? ASIs for ldfaTsuneo Saito1-1/+5
2011-07-14SPARC64: Implement stfa/stdfa/stqfa instrcutions properlyTsuneo Saito1-4/+11
2011-07-14SPARC64: Implement ldfa/lddfa/ldqfa instructions properlyTsuneo Saito1-5/+11
2011-06-26sparc: move do_interrupt to helper.cBlue Swirl1-240/+10
2011-06-26sparc: fix coding style of the area to be movedBlue Swirl1-14/+17
2011-06-26cpu_loop_exit: avoid using AREG0Blue Swirl1-3/+3
2011-06-26Sparc32: dummy implementation of MXCC MMU breakpoint registersBlue Swirl1-2/+24
2011-05-22Delete unused tb_invalidate_page_rangeBlue Swirl1-6/+0
2011-04-20Remove unused function parameter from cpu_restore_stateStefan Weil1-1/+1
2011-02-01SPARC: Fix Leon3 cache controlFabien Chouteau1-4/+14
2011-01-24SPARC: Emulation of Leon3Fabien Chouteau1-2/+154
2011-01-18sparc: fix NaN handlingBlue Swirl1-22/+34
2010-12-28target-sparc: fix udiv(cc) and sdiv(cc)Aurelien Jarno1-12/+42
2010-12-19Sparc: implement monitor command 'info tlb'Blue Swirl1-10/+10
2010-06-02sparc64: fix udiv and sdiv insnsIgor V. Kovalenko1-2/+2
2010-06-02sparc64: improve ldf and stf insnsIgor V. Kovalenko1-0/+28
2010-06-02sparc64: use symbolic name for MMU index v1Igor V. Kovalenko1-12/+16
2010-06-02sparc64: fix missing address masking v1Igor V. Kovalenko1-2/+48
2010-05-29sparc32 SuperSPARC MMU Breakpoint Action register (SS-20 OBP fix)Artyom Tarasenko1-0/+1
2010-05-29sparc64: fix user emulator buildBlue Swirl1-0/+2
2010-05-29sparc64: fix 128-bit atomic load from nucleus context v1Igor V. Kovalenko1-5/+5
2010-05-22sparc64: flush translations on mmu context changeIgor V. Kovalenko1-0/+6
2010-05-22sparc64: fix pstate privilege bitsIgor V. Kovalenko1-14/+10
2010-05-20target-sparc: Inline some generation of carry for ADDX/SUBX.Richard Henderson1-1/+1
2010-05-19target-sparc: Simplify ICC generation.Richard Henderson1-80/+140
2010-05-19target-sparc: Fix compilation with --enable-debug.Richard Henderson1-1/+1