index
:
sdk/emulator/qemu
1.0_post
2.0alpha
features/brillcodec_2i
features/camera
features/cnp
features/dr
features/qt_dr
features/smp
features/virtio-9p
features/vmodem
glesv3
master
opensrc_p2.3
opensrc_p2.3.1
opensrc_p2.3.2
opensrc_p2.4
opensrc_p3.0
opensrc_p4.0
sandbox/byungchul.so/tizen
sandbox/elebideau/tizen
sandbox/mmajewski2/maru-virgl-rendering-wip
sandbox/mmajewski2/standalone-virgl-wip
sandbox/pcoval/tizen
spin
tizen
tizen_2.0
tizen_2.1
tizen_2.2
tizen_3.0.m14.4_ivi
tizen_p2.3
tizen_p2.3.1
tizen_qemu_1.6
tizen_qemu_1.7
tizen_qemu_2.0
tizen_qemu_5.0.1
tizen_studio_1.2_p2.3
tizen_studio_1.2_p2.3.1
tizen_studio_1.2_p2.3.2
tizen_studio_1.2_p2.4
tizen_studio_1.2_p3.0
tizen_studio_1.3_p2.3
tizen_studio_1.3_p2.3.1
tizen_studio_1.3_p2.3.2
tizen_studio_1.3_p2.4
tizen_studio_1.3_p3.0
tizen_studio_2.0_p2.3
tizen_studio_2.0_p2.3.1
tizen_studio_2.0_p2.3.2
tizen_studio_2.0_p2.4
tizen_studio_2.0_p3.0
tizen_studio_2.0_p4.0
tizen_studio_2.0_p5.0
tizen_studio_3.0_p2.3
tizen_studio_3.0_p2.3.1
tizen_studio_3.0_p2.3.2
tizen_studio_3.0_p2.4
tizen_studio_3.0_p3.0
tizen_studio_3.0_p4.0
tizen_studio_3.0_p5.0
tizen_studio_3.5_p2.3
tizen_studio_3.5_p2.3.1
tizen_studio_3.5_p2.3.2
tizen_studio_3.5_p2.4
tizen_studio_3.5_p3.0
tizen_studio_3.5_p4.0
tizen_studio_3.5_p5.0
tizen_studio_3.5_p5.5
tizen_studio_4.0_p2.3
tizen_studio_4.0_p2.3.1
tizen_studio_4.0_p2.3.2
tizen_studio_4.0_p2.4
tizen_studio_4.0_p3.0
tizen_studio_4.0_p4.0
tizen_studio_4.0_p5.0
tizen_studio_4.0_p5.5
tizen_studio_4.0_p6.0
tizen_studio_4.5_p6.5
tizen_studio_5.0_p7.0
tizen_studio_5.5_p7.5
tizen_studio_5.5_p8.0
tizen_studio_6.0_p9.0
tizen_studio_p2.3
tizen_studio_p2.3.1
tizen_studio_p2.3.2
tizen_studio_p2.4
tizen_studio_p3.0
tizen_studio_p4.0
works/arg_renewal
Domain: SDK / Emulator;
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-sh4
Age
Commit message (
Expand
)
Author
Files
Lines
2011-10-01
softmmu_header: pass CPUState to tlb_fill
Blue Swirl
1
-4
/
+3
2011-08-20
Use glib memory allocation and free functions
Anthony Liguori
1
-1
/
+1
2011-08-07
Remove unused is_softmmu parameter from cpu_handle_mmu_fault
Blue Swirl
3
-4
/
+4
2011-07-30
exec.h cleanup
Blue Swirl
2
-34
/
+3
2011-06-26
Remove exec-all.h include directives
Blue Swirl
3
-3
/
+0
2011-06-26
Move cpu_has_work and cpu_pc_from_tb to cpu.h
Blue Swirl
2
-11
/
+13
2011-06-26
exec.h: fix coding style and change cpu_has_work to return bool
Blue Swirl
1
-2
/
+2
2011-06-26
cpu_loop_exit: avoid using AREG0
Blue Swirl
1
-5
/
+5
2011-04-20
Remove unused function parameter from cpu_restore_state
Stefan Weil
1
-1
/
+1
2011-04-20
Remove unused function parameters from gen_pc_load and rename the function
Stefan Weil
1
-2
/
+1
2011-04-12
target-sh4: get rid of CPU_{Float,Double}U
Aurelien Jarno
2
-158
/
+92
2011-04-10
Fix conversions from pointer to tcg_target_long
Stefan Weil
1
-1
/
+1
2011-03-13
inline cpu_halted into sole caller
Paolo Bonzini
1
-10
/
+0
2011-03-03
target-sh4: move intr_at_halt out of cpu_halted()
Aurelien Jarno
4
-4
/
+4
2011-02-04
target-sh4: fix negc
Aurelien Jarno
1
-2
/
+2
2011-01-26
target-sh4: update PTEH upon MMU exception
Alexandre Courbot
1
-0
/
+4
2011-01-26
sh4: implement missing mmaped TLB read functions
Aurelien Jarno
2
-0
/
+82
2011-01-26
sh4: implement missing mmaped TLB write functions
Aurelien Jarno
2
-3
/
+67
2011-01-25
target-sh4: fix index of address read error exception
Alexandre Courbot
1
-1
/
+1
2011-01-25
target-sh4: fix TLB invalidation code
Alexandre Courbot
1
-2
/
+2
2011-01-16
target-sh4: implement negc using TCG
Aurelien Jarno
3
-17
/
+15
2011-01-16
target-sh4: use rotl/rotr when possible
Aurelien Jarno
1
-5
/
+3
2011-01-15
target-sh4: correct use of ! and &
Aurelien Jarno
1
-2
/
+2
2011-01-14
target-sh4: use setcond when possible
Aurelien Jarno
1
-29
/
+27
2011-01-14
target-sh4: log instructions start in TCG code
Aurelien Jarno
1
-0
/
+4
2011-01-14
target-sh4: simplify comparisons after a 'and' op
Aurelien Jarno
1
-3
/
+3
2011-01-14
target-sh4: fix reset on r2d
Aurelien Jarno
2
-18
/
+16
2011-01-14
target-sh4: optimize exceptions
Aurelien Jarno
2
-15
/
+12
2011-01-14
target-sh4: add ftrv instruction
Aurelien Jarno
3
-0
/
+38
2011-01-14
target-sh4: add fipr instruction
Aurelien Jarno
3
-0
/
+33
2011-01-14
target-sh4: implement FPU exceptions
Aurelien Jarno
1
-22
/
+136
2011-01-14
target-sh4: implement flush-to-zero
Aurelien Jarno
2
-0
/
+2
2011-01-14
target-sh4: define FPSCR constants
Aurelien Jarno
3
-9
/
+37
2011-01-14
target-sh4: use default-NaN mode
Aurelien Jarno
1
-0
/
+1
2011-01-11
target-sh4: fix fpu disabled/illegal exception
Aurelien Jarno
1
-10
/
+18
2011-01-10
target-sh4: improve TLB
Aurelien Jarno
1
-21
/
+44
2011-01-09
target-sh4: implement writes to mmaped ITLB
Aurelien Jarno
2
-0
/
+21
2010-10-30
target-xxx: Use fprintf_function (format checking)
Stefan Weil
2
-2
/
+3
2010-07-12
target-sh4: Add support for ldc & stc with sgr
Alexandre Courbot
1
-0
/
+2
2010-07-12
target-sh4: Split the LDST macro into 2 sub-macros
Alexandre Courbot
1
-2
/
+6
2010-07-03
remove exec-all.h inclusion from cpu.h
Paolo Bonzini
1
-1
/
+0
2010-07-03
move cpu_pc_from_tb to target-*/exec.h
Paolo Bonzini
2
-6
/
+6
2010-05-05
target-sh4: Remove duplicate CPU log.
Richard Henderson
1
-6
/
+0
2010-04-08
remove TARGET_* defines from translate-all.c
Paolo Bonzini
1
-0
/
+2
2010-03-18
Replace assert(0) with abort() or cpu_abort()
Blue Swirl
3
-5
/
+5
2010-03-17
Large page TLB flush
Paul Brook
1
-1
/
+2
2010-03-12
Target specific usermode cleanup
Paul Brook
1
-0
/
+2
2010-03-12
Remove cpu_get_phys_page_debug from userspace emulation
Paul Brook
1
-5
/
+0
2010-03-12
Move TARGET_PHYS_ADDR_SPACE_BITS to target-*/cpu.h.
Richard Henderson
1
-0
/
+3
2010-02-14
Fix incorrect exception_index use
Blue Swirl
1
-1
/
+1
[next]