summaryrefslogtreecommitdiff
path: root/target-ppc
AgeCommit message (Expand)AuthorFilesLines
2016-10-05target-ppc: fix vmx instruction type/type2Nikunj A Dadhania2-24/+24
2016-10-05target-ppc/kvm: Enable transactional memory on POWER8 with KVM-HV, tooThomas Huth1-1/+8
2016-10-05target-ppc/kvm: Add a wrapper function to check for KVM-PRThomas Huth1-10/+16
2016-10-05target-ppc: Implement mtvsrws instructionRavi Bangoria2-0/+20
2016-10-05target-ppc: add vclzlsbb/vctzlsbb instructionsRajalakshmi Srinivasaraghavan4-0/+48
2016-10-05target-ppc: add vector compare not equal instructionsRajalakshmi Srinivasaraghavan4-16/+38
2016-10-05target-ppc: fix invalid mask - cmpl, bctarAvinesh Kumar1-2/+2
2016-10-05target-ppc: add stxvb16x instructionNikunj A Dadhania2-0/+20
2016-10-05target-ppc: add lxvb16x instructionNikunj A Dadhania2-0/+20
2016-10-05target-ppc: add stxvh8x instructionNikunj A Dadhania2-0/+32
2016-10-05target-ppc: add lxvh8x instructionNikunj A Dadhania2-0/+50
2016-10-05target-ppc: improve stxvw4x implementationNikunj A Dadhania1-14/+19
2016-10-05target-ppc: improve lxvw4x implementationNikunj A Dadhania1-14/+18
2016-10-05target-ppc: Implement mtvsrdd instructionRavi Bangoria2-0/+24
2016-10-05target-ppc: Implement mfvsrld instructionRavi Bangoria2-0/+18
2016-10-05ppc: Check the availability of transactional memoryThomas Huth2-0/+13
2016-09-27linux-user: remove #define smp_{cores, threads}Marc-André Lureau1-1/+2
2016-09-23ppc/kvm: Mark 64kB page size support as disabled if not availableThomas Huth1-0/+7
2016-09-23Enable H_CLEAR_MOD and H_CLEAR_REF hypercalls on KVM/PPC64.Nathan Whitehorn2-0/+11
2016-09-23target-ppc: tlbie/tlbivax should have global effectNikunj A Dadhania5-4/+32
2016-09-23target-ppc: add flag in check_tlb_flush()Nikunj A Dadhania5-17/+26
2016-09-23target-ppc: add TLB_NEED_LOCAL_FLUSH flagNikunj A Dadhania4-7/+8
2016-09-23spapr: Introduce sPAPRCPUCoreClassBharata B Rao1-16/+6
2016-09-23target-ppc: implement darn instructionRavi Bangoria3-0/+38
2016-09-23target-ppc: add stxsi[bh]x instructionNikunj A Dadhania3-0/+7
2016-09-23target-ppc: add lxsi[bw]zx instructionNikunj A Dadhania3-0/+6
2016-09-23target-ppc: add xxspltib instructionNikunj A Dadhania3-0/+27
2016-09-23target-ppc: consolidate store conditionalNikunj A Dadhania1-34/+24
2016-09-23target-ppc: move out stqcx impementationNikunj A Dadhania1-22/+47
2016-09-23target-ppc: consolidate load with reservationNikunj A Dadhania1-11/+11
2016-09-23target-ppc: convert st[16,32,64]r to use new macroNikunj A Dadhania1-22/+10
2016-09-23target-ppc: convert st64 to use new macroNikunj A Dadhania6-53/+48
2016-09-23target-ppc: consolidate store operationsNikunj A Dadhania1-19/+16
2016-09-23target-ppc: convert ld[16,32,64]ur to use new macroNikunj A Dadhania1-17/+10
2016-09-23target-ppc: convert ld64 to use new macroNikunj A Dadhania5-54/+49
2016-09-23target-ppc: consolidate load operationsNikunj A Dadhania1-38/+20
2016-09-23target-ppc: add vector permute right indexed instructionRajalakshmi Srinivasaraghavan4-0/+43
2016-09-23target-ppc: add vector bit permute doubleword instructionRajalakshmi Srinivasaraghavan4-0/+23
2016-09-23target-ppc: add vector count trailing zeros instructionsRajalakshmi Srinivasaraghavan4-0/+46
2016-09-23target-ppc: add vector extract instructionsRajalakshmi Srinivasaraghavan4-3/+46
2016-09-23target-ppc: add vector insert instructionsRajalakshmi Srinivasaraghavan5-5/+71
2016-09-23ppc: restrict the use of the rfi instructionBenjamin Herrenschmidt1-3/+6
2016-09-15Remove unused function declarationsLadi Prosek2-3/+0
2016-09-07ppc: Improve a few more helper flagsBenjamin Herrenschmidt1-7/+7
2016-09-07ppc: Improve the exception helpers flagsBenjamin Herrenschmidt1-2/+2
2016-09-07ppc: Improve flags for helpers loading/writing the time facilitiesBenjamin Herrenschmidt1-21/+21
2016-09-07ppc: Don't generate dead code on unconditional branchesBenjamin Herrenschmidt1-5/+9
2016-09-07ppc: Rename #include'd .c files to .inc.cBenjamin Herrenschmidt11-20/+20
2016-09-07target-ppc: add extswsli[.] instructionNikunj A Dadhania1-0/+28
2016-09-07target-ppc: add vsrv instructionVivek Andrew Sha4-0/+20
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-29 03:29:04 +0000