index
:
sdk/emulator/qemu
1.0_post
2.0alpha
features/brillcodec_2i
features/camera
features/cnp
features/dr
features/qt_dr
features/smp
features/virtio-9p
features/vmodem
glesv3
master
opensrc_p2.3
opensrc_p2.3.1
opensrc_p2.3.2
opensrc_p2.4
opensrc_p3.0
opensrc_p4.0
sandbox/byungchul.so/tizen
sandbox/elebideau/tizen
sandbox/mmajewski2/maru-virgl-rendering-wip
sandbox/mmajewski2/standalone-virgl-wip
sandbox/pcoval/tizen
spin
tizen
tizen_2.0
tizen_2.1
tizen_2.2
tizen_3.0.m14.4_ivi
tizen_p2.3
tizen_p2.3.1
tizen_qemu_1.6
tizen_qemu_1.7
tizen_qemu_2.0
tizen_qemu_5.0.1
tizen_studio_1.2_p2.3
tizen_studio_1.2_p2.3.1
tizen_studio_1.2_p2.3.2
tizen_studio_1.2_p2.4
tizen_studio_1.2_p3.0
tizen_studio_1.3_p2.3
tizen_studio_1.3_p2.3.1
tizen_studio_1.3_p2.3.2
tizen_studio_1.3_p2.4
tizen_studio_1.3_p3.0
tizen_studio_2.0_p2.3
tizen_studio_2.0_p2.3.1
tizen_studio_2.0_p2.3.2
tizen_studio_2.0_p2.4
tizen_studio_2.0_p3.0
tizen_studio_2.0_p4.0
tizen_studio_2.0_p5.0
tizen_studio_3.0_p2.3
tizen_studio_3.0_p2.3.1
tizen_studio_3.0_p2.3.2
tizen_studio_3.0_p2.4
tizen_studio_3.0_p3.0
tizen_studio_3.0_p4.0
tizen_studio_3.0_p5.0
tizen_studio_3.5_p2.3
tizen_studio_3.5_p2.3.1
tizen_studio_3.5_p2.3.2
tizen_studio_3.5_p2.4
tizen_studio_3.5_p3.0
tizen_studio_3.5_p4.0
tizen_studio_3.5_p5.0
tizen_studio_3.5_p5.5
tizen_studio_4.0_p2.3
tizen_studio_4.0_p2.3.1
tizen_studio_4.0_p2.3.2
tizen_studio_4.0_p2.4
tizen_studio_4.0_p3.0
tizen_studio_4.0_p4.0
tizen_studio_4.0_p5.0
tizen_studio_4.0_p5.5
tizen_studio_4.0_p6.0
tizen_studio_4.5_p6.5
tizen_studio_5.0_p7.0
tizen_studio_5.5_p7.5
tizen_studio_5.5_p8.0
tizen_studio_6.0_p9.0
tizen_studio_p2.3
tizen_studio_p2.3.1
tizen_studio_p2.3.2
tizen_studio_p2.4
tizen_studio_p3.0
tizen_studio_p4.0
works/arg_renewal
Domain: SDK / Emulator;
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-ppc
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2009-08-24
cleanup cpu-exec.c, part 0/N: consolidate handle_cpu_signal
Nathan Froyd
1
-0
/
+1
2009-08-16
Replace REGX with PRIx64
Blue Swirl
1
-2
/
+0
2009-08-16
Replace local ADDRX/PADDRX macros with TARGET_FMT_lx/plx
Blue Swirl
1
-2
/
+0
2009-08-16
Replace always_inline with inline
Blue Swirl
1
-1
/
+1
2009-08-03
target-ppc: add exceptions for conditional stores
Nathan Froyd
1
-0
/
+5
2009-08-03
target-ppc: retain l{w,d}arx loaded value
Nathan Froyd
1
-1
/
+3
2009-08-03
target-ppc: add cpu_set_tls
Nathan Froyd
1
-0
/
+11
2009-08-03
target-ppc: fix cpu_clone_regs
Nathan Froyd
1
-3
/
+1
2009-07-16
Update to a hopefully more future proof FSF address
Blue Swirl
1
-2
/
+1
2009-05-19
Hardware convenience library
Paul Brook
1
-1
/
+0
2009-05-16
target-ppc: expose cpu capability flags
Nathan Froyd
1
-0
/
+139
2009-04-28
Fix PPC reset
Blue Swirl
1
-1
/
+2
2009-03-13
Make the ELF loader aware of backwards compatibility
blueswir1
1
-2
/
+1
2009-03-07
Keep SLB in-CPU
blueswir1
1
-0
/
+7
2009-03-07
Implement large pages
blueswir1
1
-0
/
+1
2009-03-07
Implement slbmte
blueswir1
1
-1
/
+2
2009-03-07
The _exit syscall is used for both thread termination in NPTL applications,
pbrook
1
-1
/
+2
2009-03-02
kvm/powerpc: Add irq support for E500 core
aurel32
1
-0
/
+10
2009-02-08
Load 32 bit ELF BIOS images also on PPC64
blueswir1
1
-1
/
+2
2009-02-03
Rename spe_status to vec_status
aurel32
1
-1
/
+3
2009-02-03
Add f field to ppc_avr_t
aurel32
1
-0
/
+1
2009-01-04
Update FSF address in GPL/LGPL boilerplate
aurel32
1
-1
/
+1
2009-01-03
Add vscr access macros.
aurel32
1
-0
/
+7
2008-12-18
target-ppc: fix type of spe_acc.
aurel32
1
-1
/
+1
2008-12-15
target-ppc: add signed fields to ppc_avr_t.
aurel32
1
-0
/
+3
2008-12-11
target-ppc: remove remaining warnings
aurel32
1
-2
/
+7
2008-12-07
target-ppc: convert SPR accesses to TCG
aurel32
1
-27
/
+14
2008-12-06
target-ppc: remove dead code
aurel32
1
-5
/
+1
2008-12-06
target-ppc: convert SLB/TLB instructions to TCG
aurel32
1
-1
/
+1
2008-11-30
Common cpu_loop_exit prototype
aurel32
1
-1
/
+0
2008-11-27
target-ppc: convert POWER2 load/store instructions to TCG
aurel32
1
-3
/
+0
2008-11-27
target-ppc: convert SPE load/store to TCG
aurel32
1
-6
/
+0
2008-11-24
target-ppc: convert altivec load/store to TCG
aurel32
1
-1
/
+0
2008-11-19
target-ppc: convert fp ops to TCG
aurel32
1
-1
/
+0
2008-11-18
Refactor translation block CPU state handling (Jan Kiszka)
aliguori
1
-0
/
+8
2008-11-18
Convert CPU_PC_FROM_TB to static inline (Jan Kiszka)
aliguori
1
-2
/
+6
2008-11-10
target-ppc: convert most SPE integer instructions to TCG
aurel32
1
-4
/
+8
2008-11-08
target-ppc: fix tcg fatal error on i386 host
aurel32
1
-1
/
+5
2008-11-01
target-ppc: xer access prototypes no more used & implemented
aurel32
1
-2
/
+0
2008-10-21
target-ppc: convert crf related instructions to TCG
aurel32
1
-1
/
+7
2008-10-21
target-ppc: Convert XER accesses to TCG
aurel32
1
-12
/
+11
2008-09-20
Suppress gcc 4.x -Wpointer-sign (included in -Wall) warnings
blueswir1
1
-2
/
+2
2008-09-04
ppc: Convert CRF moves to TCG
aurel32
1
-1
/
+1
2008-09-04
ppc: cleanup register types
aurel32
1
-9
/
+10
2008-09-04
ppc: Convert GPR moves to TCG
aurel32
1
-11
/
+1
2008-07-01
Move interrupt_request and user_mode_only to common cpu state.
pbrook
1
-2
/
+0
2008-06-30
Move CPU save/load registration to common code.
pbrook
1
-0
/
+2
2008-06-29
Add instruction counter.
pbrook
1
-0
/
+3
2008-05-30
Fix typo.
pbrook
1
-1
/
+1
2008-05-30
Move clone() register setup to target specific code. Handle fork-like clone.
pbrook
1
-0
/
+11
[next]