summaryrefslogtreecommitdiff
path: root/target-mips/translate.c
AgeCommit message (Expand)AuthorFilesLines
2016-12-04target-mips: Fix Loongson multimedia instructions.Heiher1-0/+1
2016-12-02target-mips: Fix Loongson multimedia 'or' instruction.Heiher1-1/+1
2016-12-02target-mips: Fix Loongson pandn instruction.Heiher1-1/+4
2016-11-01log: Add locking to large logging blocksRichard Henderson1-0/+2
2016-09-23target-mips: generate fencesLeon Alrae1-2/+30
2016-07-12target-mips: support CP0.Config4.AE bitPaul Burton1-1/+2
2016-07-12target-mips: add ASID mask field and replace magic valuesPaul Burton1-0/+1
2016-07-12target-mips: add exception base to MIPS CPULeon Alrae1-1/+8
2016-06-24target-mips: Implement FCR31's R/W bitmask and related functionalitiesAleksandar Markovic1-3/+2
2016-06-24target-mips: Add nan2008 flavor of <CEIL|CVT|FLOOR|ROUND|TRUNC>.<L|W>.<S|D>Aleksandar Markovic1-20/+102
2016-06-24target-mips: Add abs2008 flavor of <ABS|NEG>.<S|D>Aleksandar Markovic1-4/+22
2016-06-24softfloat: Implement run-time-configurable meaning of signaling NaN bitAleksandar Markovic1-2/+3
2016-06-20exec: [tcg] Track which vCPU is performing translation and executionLluís Vilanova1-0/+1
2016-06-05target-*: dfilter support for in_asmRichard Henderson1-1/+2
2016-05-19cpu: move exec-all.h inclusion out of cpu.hPaolo Bonzini1-0/+1
2016-05-12tcg: Allow goto_tb to any target PC in user modeSergey Fedorov1-5/+15
2016-03-30target-mips: add MAAR, MAARI registerYongbok Kim1-0/+52
2016-03-30target-mips: use CP0_CHECK for gen_m{f|t}hc0Yongbok Kim1-25/+21
2016-03-30target-mips: make ITC Configuration Tags accessible to the CPULeon Alrae1-10/+52
2016-03-30target-mips: check CP0 enabled for CACHE instruction also in R6Leon Alrae1-0/+1
2016-03-30hw/mips_malta: add CPS to Malta boardLeon Alrae1-0/+10
2016-03-30target-mips: add CMGCRBase registerYongbok Kim1-0/+18
2016-03-23target-mips: indicate presence of IEEE 754-2008 FPU in R6/R5+MSA CPUsLeon Alrae1-0/+1
2016-03-01tcg: Add type for vCPU pointersLluís Vilanova1-1/+1
2016-02-26target-mips: implement R6 multi-threadingYongbok Kim1-0/+59
2016-02-09tcg: Change tcg_global_mem_new_* to take a TCGv_ptrRichard Henderson1-12/+13
2016-02-03log: do not unnecessarily include qom/cpu.hPaolo Bonzini1-0/+1
2016-01-23mips: Clean up includesPeter Maydell1-0/+1
2016-01-23target-mips: Fix ALIGN instruction when bp=0Miodrag Dinic1-1/+10
2015-10-30target-mips: add SIGRIE instructionYongbok Kim1-1/+11
2015-10-30target-mips: add PC, XNP reg numbers to RDHWRYongbok Kim1-3/+25
2015-10-29target-mips: Add enum for BREAK32Yongbok Kim1-1/+2
2015-10-28target-*: Advance pc after recognizing a breakpointRichard Henderson1-2/+4
2015-10-07tcg: Remove gen_intermediate_code_pcRichard Henderson1-43/+5
2015-10-07tcg: Pass data argument to restore_state_to_opcRichard Henderson1-4/+5
2015-10-07tcg: Add TCG_MAX_INSNSRichard Henderson1-1/+6
2015-10-07target-mips: Add delayed branch state to insn_startRichard Henderson1-1/+2
2015-10-07target-*: Introduce and use cpu_breakpoint_testRichard Henderson1-15/+10
2015-10-07target-*: Increment num_insns immediately after tcg_gen_insn_startRichard Henderson1-3/+2
2015-10-07target-*: Unconditionally emit tcg_gen_insn_startRichard Henderson1-5/+4
2015-10-07tcg: Rename debug_insn_start to insn_startRichard Henderson1-1/+1
2015-09-18target-mips: improve exception handlingPavel Dovgaluk1-191/+174
2015-09-18target-mips: correct MTC0 instruction on MIPS64Leon Alrae1-11/+7
2015-09-18target-mips: add missing restriction in DAUI instructionLeon Alrae1-1/+3
2015-09-18target-mips: get rid of MIPS_DEBUG_SIGN_EXTENSIONSAurelien Jarno1-39/+0
2015-09-18target-mips: get rid of MIPS_DEBUGAurelien Jarno1-605/+19
2015-09-18target-mips: remove wrong checks for recip.fmt and rsqrt.fmtPetar Jovanovic1-4/+2
2015-09-18target-mips: Use tcg_gen_extrh_i64_i32Richard Henderson1-26/+22
2015-08-24tcg: Remove tcg_gen_trunc_i64_i32Richard Henderson1-2/+2
2015-08-13target-mips: simplify LWL/LDL mask generationAurelien Jarno1-8/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 23:23:52 +0000