summaryrefslogtreecommitdiff
path: root/target-mips/op_helper.c
AgeCommit message (Expand)AuthorFilesLines
2015-08-13target-mips: Use CPU_LOG_INT for logging related to interruptsRichard Henderson1-1/+2
2015-07-28target-mips: fix offset calculation for InterruptsYongbok Kim1-2/+0
2015-07-15target-mips: correct DERET instructionLeon Alrae1-2/+1
2015-07-15target-mips: fix ASID synchronisation for MIPS MTAurelien Jarno1-1/+1
2015-06-12target-mips: add CP0.PageGrain.ELPA supportLeon Alrae1-7/+12
2015-06-12target-mips: support Page Frame Number Extension fieldLeon Alrae1-6/+26
2015-06-12target-mips: extend selected CP0 registers to 64-bits in MIPS32Leon Alrae1-4/+4
2015-06-11target-mips: add ERETNC instruction and Config5.LLB bitLeon Alrae1-1/+11
2015-06-11target-mips: Misaligned memory accesses for MSAYongbok Kim1-66/+77
2015-06-11target-mips: add Config5.FRE support allowing Status.FR=0 emulationLeon Alrae1-0/+34
2015-02-13target-mips: ll and lld cause AdEL exception for unaligned addressLeon Alrae1-3/+7
2015-01-20target-mips: Don't use _raw load/store accessorsPeter Maydell1-2/+2
2014-12-16target-mips: Add missing calls to synchronise SoftFloat statusMaciej W. Rozycki1-12/+0
2014-12-16target-mips: Also apply the CP0.Status mask to MTTC0Maciej W. Rozycki1-1/+2
2014-12-16target-mips: Fix CP0.Config3.ISAOnExc write accessesMaciej W. Rozycki1-0/+8
2014-12-16target-mips: Correct the writes to Status and Cause registers via gdbstubMaciej W. Rozycki1-84/+7
2014-12-16target-mips: Correct the handling of writes to CP0.Status for MIPSr6Maciej W. Rozycki1-2/+4
2014-12-16target-mips: Restore the order of helpersMaciej W. Rozycki1-159/+160
2014-12-16target-mips: Remove unused `FLOAT_OP' macroMaciej W. Rozycki1-2/+0
2014-12-16target-mips: Make `helper_float_cvtw_s' consistent with the remaining helpersMaciej W. Rozycki1-1/+1
2014-11-03target-mips: add MSA MI10 format instructionsYongbok Kim1-4/+80
2014-11-03target-mips: remove duplicated mips/ieee mapping functionYongbok Kim1-2/+2
2014-11-03target-mips: add MSA defines and data structureYongbok Kim1-0/+1
2014-11-03target-mips: add restrictions for possible values in registersLeon Alrae1-17/+53
2014-11-03target-mips: add BadInstr and BadInstrP supportLeon Alrae1-2/+15
2014-11-03target-mips: add TLBINV supportLeon Alrae1-7/+58
2014-11-03target-mips: update PageGrain and m{t,f}c0 EntryLo{0,1}Leon Alrae1-3/+22
2014-11-03target-mips: add RI and XI fields to TLB entryLeon Alrae1-0/+8
2014-10-24target-mips: add ULL suffix in bitswap to avoid compiler warningLeon Alrae1-6/+6
2014-10-14target-mips/op_helper.c: Remove unused do_lbu() functionPeter Maydell1-1/+0
2014-10-14target-mips: add new Floating Point Comparison instructionsYongbok Kim1-0/+111
2014-10-14target-mips: add new Floating Point instructionsLeon Alrae1-0/+104
2014-10-13target-mips: add ALIGN, DALIGN, BITSWAP and DBITSWAP instructionsYongbok Kim1-0/+23
2014-08-07target-mips: Ignore unassigned accesses with KVMJames Hogan1-0/+11
2014-06-18target-mips: implement UserLocal RegisterPetar Jovanovic1-1/+13
2014-06-05softmmu: introduce cpu_ldst.hPaolo Bonzini1-5/+1
2014-06-05softmmu: commonize helper definitionsPaolo Bonzini1-14/+0
2014-06-05softmmu: move ALIGNED_ONLY to cpu.hPaolo Bonzini1-1/+0
2014-06-05softmmu: make do_unaligned_access a method of CPUPaolo Bonzini1-6/+5
2014-05-28tcg: Invert the inclusion of helper.hRichard Henderson1-1/+1
2014-03-27target-mips: Avoid shifting left into sign bitPeter Maydell1-1/+1
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber1-1/+3
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber1-2/+9
2014-03-13translate-all: Change cpu_restore_state() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cpu-exec: Change cpu_loop_exit() argument to CPUStateAndreas Färber1-2/+2
2014-03-13exec: Change tlb_fill() argument to CPUStateAndreas Färber1-3/+4
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber1-3/+6
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber1-1/+2
2014-02-10target-mips: add user-mode FR switch support for MIPS32r5Petar Jovanovic1-3/+38
2014-02-10target-mips: add support for CP0_Config5Petar Jovanovic1-0/+6
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-27 16:34:04 +0000