summaryrefslogtreecommitdiff
path: root/target-i386/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2016-02-15target-i386: Implement FSGSBASERichard Henderson1-2/+5
2016-02-15target-i386: Enable CR4/XCR0 features for user-modeRichard Henderson1-2/+22
2016-02-13target-i386: Enable control registers for MPXRichard Henderson1-11/+6
2016-02-13target-i386: Implement XSAVEOPTRichard Henderson1-2/+4
2016-02-13target-i386: Add XSAVE extensionRichard Henderson1-16/+23
2016-02-08qom: Swap 'name' next to visitor in ObjectPropertyAccessorEric Blake1-34/+33
2016-02-08qapi: Swap visit_* arguments for consistent 'name' placementEric Blake1-15/+15
2016-02-08qom: Use typedef for VisitorEric Blake1-2/+2
2016-01-21Merge remote-tracking branch 'remotes/ehabkost/tags/x86-pull-request' into st...Peter Maydell1-3/+24
2016-01-21target-i386: Add PKU and and OSPKE supportHuaitong Han1-1/+22
2016-01-21target-i386: Add support to migrate vcpu's TSC rateHaozhong Zhang1-1/+1
2016-01-21target-i386: Rename optimize_flags_init()Eduardo Habkost1-1/+1
2016-01-21exec.c: Allow target CPUs to define multiple AddressSpacesPeter Maydell1-0/+1
2016-01-21exec.c: Don't set cpu->as until cpu_address_space_initPeter Maydell1-2/+4
2015-12-17kvm: x86: add support for KVM_CAP_SPLIT_IRQCHIPPaolo Bonzini1-1/+1
2015-12-17target-i386/kvm: Hyper-V SynIC timers MSR's supportAndrey Smetanin1-0/+1
2015-12-17target-i386/kvm: Hyper-V SynIC MSR's supportAndrey Smetanin1-0/+1
2015-11-17target-i386: Disable rdtscp on Opteron_G* CPU modelsEduardo Habkost1-4/+8
2015-11-06target-i386: Add clflushopt/clwb/pcommit to TCG_7_0_EBX_FEATURESXiao Guangrong1-1/+3
2015-11-05target-i386: Enable clflushopt/clwb/pcommit instructionsXiao Guangrong1-2/+2
2015-11-05target-i386: Remove POPCNT from qemu64 and qemu32 CPU modelsEduardo Habkost1-2/+2
2015-11-05target-i386: Remove ABM from qemu64 CPU modelEduardo Habkost1-2/+1
2015-11-05target-i386: Remove SSE4a from qemu64 CPU modelEduardo Habkost1-1/+1
2015-11-04osdep: Rename qemu_{get, set}_version() to qemu_{, set_}hw_version()Eduardo Habkost1-1/+1
2015-10-27target-i386: Enable "check" mode by defaultEduardo Habkost1-1/+1
2015-10-23target-i386: Use 1UL for bit shiftEduardo Habkost1-1/+1
2015-10-23target-i386: Add DE to TCG_FEATURESEduardo Habkost1-1/+1
2015-10-23target-i386: Disable cache info passthrough by defaultEduardo Habkost1-3/+1
2015-10-19kvm: Allow the Hyper-V vendor ID to be specifiedAlex Williamson1-0/+1
2015-10-12target-i386/kvm: Hyper-V HV_X64_MSR_VP_RUNTIME supportAndrey Smetanin1-0/+1
2015-10-12target-i386/kvm: set Hyper-V features cpuid bit HV_X64_MSR_VP_INDEX_AVAILABLEAndrey Smetanin1-0/+1
2015-10-12target-i386/kvm: Hyper-V HV_X64_MSR_RESET supportAndrey Smetanin1-0/+1
2015-10-09qdev: Protect device-list-properties against broken devicesMarkus Armbruster1-0/+8
2015-10-02cpu/apic: drop icc bus/bridgeChen Fan1-8/+1
2015-10-02apic: move APIC's MMIO region mapping into APICChen Fan1-0/+15
2015-10-02target-i386: add ABM to Haswell* and Broadwell* CPU modelsPaolo Bonzini1-4/+4
2015-10-02target-i386: Convert kvm_default_*features to property/value pairsEduardo Habkost1-37/+50
2015-09-25i386: partial revert of interrupt poll fixPavel Dovgalyuk1-8/+2
2015-09-25utils: rename strtosz to use qemu prefixMarc-André Lureau1-2/+2
2015-09-16i386/kvm: Hyper-v crash msrs set/get'ers and migrationAndrey Smetanin1-0/+1
2015-08-13target-i386: Remove x86_cpu_compat_set_features()Eduardo Habkost1-26/+0
2015-07-15target-i386: emulate CPUID level of real hardwareRadim Krčmář1-19/+18
2015-07-15target-i386: Don't strdup() alias property nameEduardo Habkost1-1/+1
2015-07-09cpu: Change cpu_exec_init() arg to cpu, not envPeter Crosthwaite1-1/+1
2015-07-09cpu: Add Error argument to cpu_exec_init()Bharata B Rao1-1/+1
2015-07-07i386: Introduce ARAT CPU featureJan Kiszka1-1/+32
2015-06-22qerror: Move #include out of qerror.hMarkus Armbruster1-0/+1
2015-06-22qerror: Clean up QERR_ macros to expand into a single stringMarkus Armbruster1-10/+9
2015-06-05target-i386: use memory API to implement SMRAMPaolo Bonzini1-2/+31
2015-06-05target-i386: create a separate AddressSpace for each CPUPaolo Bonzini1-0/+14