index
:
sdk/emulator/qemu
1.0_post
2.0alpha
features/brillcodec_2i
features/camera
features/cnp
features/dr
features/qt_dr
features/smp
features/virtio-9p
features/vmodem
glesv3
master
opensrc_p2.3
opensrc_p2.3.1
opensrc_p2.3.2
opensrc_p2.4
opensrc_p3.0
opensrc_p4.0
sandbox/byungchul.so/tizen
sandbox/elebideau/tizen
sandbox/mmajewski2/maru-virgl-rendering-wip
sandbox/mmajewski2/standalone-virgl-wip
sandbox/pcoval/tizen
spin
tizen
tizen_2.0
tizen_2.1
tizen_2.2
tizen_3.0.m14.4_ivi
tizen_p2.3
tizen_p2.3.1
tizen_qemu_1.6
tizen_qemu_1.7
tizen_qemu_2.0
tizen_qemu_5.0.1
tizen_studio_1.2_p2.3
tizen_studio_1.2_p2.3.1
tizen_studio_1.2_p2.3.2
tizen_studio_1.2_p2.4
tizen_studio_1.2_p3.0
tizen_studio_1.3_p2.3
tizen_studio_1.3_p2.3.1
tizen_studio_1.3_p2.3.2
tizen_studio_1.3_p2.4
tizen_studio_1.3_p3.0
tizen_studio_2.0_p2.3
tizen_studio_2.0_p2.3.1
tizen_studio_2.0_p2.3.2
tizen_studio_2.0_p2.4
tizen_studio_2.0_p3.0
tizen_studio_2.0_p4.0
tizen_studio_2.0_p5.0
tizen_studio_3.0_p2.3
tizen_studio_3.0_p2.3.1
tizen_studio_3.0_p2.3.2
tizen_studio_3.0_p2.4
tizen_studio_3.0_p3.0
tizen_studio_3.0_p4.0
tizen_studio_3.0_p5.0
tizen_studio_3.5_p2.3
tizen_studio_3.5_p2.3.1
tizen_studio_3.5_p2.3.2
tizen_studio_3.5_p2.4
tizen_studio_3.5_p3.0
tizen_studio_3.5_p4.0
tizen_studio_3.5_p5.0
tizen_studio_3.5_p5.5
tizen_studio_4.0_p2.3
tizen_studio_4.0_p2.3.1
tizen_studio_4.0_p2.3.2
tizen_studio_4.0_p2.4
tizen_studio_4.0_p3.0
tizen_studio_4.0_p4.0
tizen_studio_4.0_p5.0
tizen_studio_4.0_p5.5
tizen_studio_4.0_p6.0
tizen_studio_4.5_p6.5
tizen_studio_5.0_p7.0
tizen_studio_5.5_p7.5
tizen_studio_5.5_p8.0
tizen_studio_6.0_p9.0
tizen_studio_p2.3
tizen_studio_p2.3.1
tizen_studio_p2.3.2
tizen_studio_p2.4
tizen_studio_p3.0
tizen_studio_p4.0
works/arg_renewal
Domain: SDK / Emulator;
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-cris
Age
Commit message (
Expand
)
Author
Files
Lines
2008-05-09
Move #include "softfloat.h" to cpu-all.h
aurel32
1
-2
/
+0
2008-05-09
CRIS: Concistent use of btarget and make it possible to single-step over dela...
edgar_igl
1
-10
/
+14
2008-05-07
CRIS: More TCG conversion.
edgar_igl
5
-103
/
+332
2008-05-06
More TCG updates for CRIS
edgar_igl
1
-64
/
+90
2008-05-06
CRIS MMU Updates
edgar_igl
3
-10
/
+28
2008-05-04
remove target ifdefs from vl.c
aurel32
1
-0
/
+7
2008-05-03
CRIS: Convert divide step to TCG.
edgar_igl
1
-1
/
+18
2008-05-03
CRIS: Convert lz (leading zeros) to TCG.
edgar_igl
1
-1
/
+69
2008-05-03
CRIS: Eliminate a few unneeded moves to/from T0/T1.
edgar_igl
1
-9
/
+10
2008-05-03
CRIS: Do post-increment without going via T0.
edgar_igl
1
-6
/
+3
2008-05-02
CRIS updates:
edgar_igl
8
-637
/
+936
2008-04-28
Factorize code in translate.c
aurel32
1
-0
/
+6
2008-04-11
Remove osdep.c/qemu-img code duplication
aurel32
1
-0
/
+1
2008-03-25
m68k mmap2 fixes.
pbrook
1
-0
/
+1
2008-03-16
More TCG conversions for CRIS.
edgar_igl
1
-33
/
+81
2008-03-16
Remove unused members.
edgar_igl
1
-7
/
+0
2008-03-15
More TCG conversions for CRIS.
edgar_igl
1
-73
/
+259
2008-03-15
Simplified some dead extended arith code after search and replace.
edgar_igl
1
-8
/
+2
2008-03-14
A first small step to convert the CRIS translator to TCG.
edgar_igl
1
-344
/
+312
2008-03-14
Model more parts of the ETRAX mmu (still alot missing).
edgar_igl
6
-51
/
+201
2008-03-14
* Add a model of the ETRAX interrupt controller.
edgar_igl
1
-56
/
+51
2008-03-01
* target-cris/op.c: Make sure the bit-test insn only updates the XNZ flags.
edgar_igl
2
-11
/
+14
2008-02-28
Cut the translation block after translating a break insn. This avoids an issu...
edgar_igl
1
-1
/
+6
2008-02-28
More consistent naming for CRIS register-number macros.
edgar_igl
5
-74
/
+73
2008-02-25
Silently ignore CRIS cache flushes, instead of aborting due to unknown insn.
edgar_igl
2
-2
/
+17
2008-02-01
use the TCG code generator
bellard
2
-53
/
+10
2008-01-14
Optimize clear insns by treating support reg P0 specially and
balrog
2
-19
/
+30
2007-11-11
fixed invalid type
bellard
1
-2
/
+2
2007-11-10
added cpu_model parameter to cpu_init()
bellard
2
-6
/
+2
2007-10-29
Adjust s390 addresses (the MSB is defined as "to be ignored").
ths
1
-1
/
+5
2007-10-28
Use the shiny new clz helpers.
ths
2
-6
/
+4
2007-10-14
Replace is_user variable with mmu_idx in softmmu core,
j_mayer
6
-10
/
+23
2007-10-08
CRIS MMU emulation, by Edgar E. Iglesias.
ths
2
-0
/
+167
2007-10-08
The remainder of CRIS CPU emulation files, by Edgar E. Iglesias.
ths
6
-0
/
+680
2007-10-08
CRIS micro-ops, by Edgar E. Iglesias.
ths
1
-0
/
+1289
2007-10-08
CRIS insn decoding macros, by Edgar E. Iglesias.
ths
1
-0
/
+126
2007-10-08
CRIS instruction translation, by Edgar E. Iglesias.
ths
1
-0
/
+2507
2007-10-08
CRIS disassembler, originally from binutils, by Edgar E. Iglesias.
ths
1
-0
/
+366