summaryrefslogtreecommitdiff
path: root/target-arm
AgeCommit message (Expand)AuthorFilesLines
2015-02-13Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20150212' into stagingPeter Maydell2-14/+6
2015-02-13target-arm: A64: Avoid signed shifts in disas_ldst_pair()Peter Maydell1-1/+1
2015-02-13target-arm: A64: Avoid left shifting negative integers in disas_pc_rel_addrPeter Maydell1-2/+3
2015-02-13target-arm: A64: Fix handling of rotate in logic_imm_decode_wmaskPeter Maydell1-1/+4
2015-02-13target-arm: A64: Fix shifts into sign bitPeter Maydell1-3/+3
2015-02-13target-arm: Add AArch32 guest support to KVM64Greg Bellows1-3/+33
2015-02-13target-arm: Add 32/64-bit register syncGreg Bellows4-8/+216
2015-02-13target-arm: Add CPU property to disable AArch64Greg Bellows2-1/+43
2015-02-12tcg: Introduce tcg_op_buf_count and tcg_op_buf_fullRichard Henderson2-12/+6
2015-02-12tcg: Move emit of INDEX_op_end into gen_tb_endRichard Henderson2-2/+0
2015-02-05target-arm: fix for exponent comparison in recpe_f64Ildar Isaev1-1/+1
2015-02-05target-arm: Guest cpu endianness determination for virtio KVM ARM/ARM64Pranavkumar Sawargaonkar2-0/+26
2015-02-05target-arm: KVM64: Get and Sync up guest register state like kvm32.Pranavkumar Sawargaonkar1-1/+12
2015-02-05target-arm: Fix brace style in reindented codePeter Maydell1-13/+23
2015-02-05target-arm: Reindent ancient page-table-walk codePeter Maydell1-96/+96
2015-02-05target-arm: Use mmu_idx in get_phys_addr()Peter Maydell1-51/+163
2015-02-05target-arm: Pass mmu_idx to get_phys_addr()Peter Maydell1-14/+96
2015-02-05target-arm: Split AArch64 cases out of ats_write()Peter Maydell1-7/+26
2015-02-05target-arm: Don't define any MMU_MODE*_SUFFIXesPeter Maydell1-2/+0
2015-02-05target-arm: Use correct mmu_idx for unprivileged loads and storesPeter Maydell2-3/+42
2015-02-05target-arm: Define correct mmu_idx values and pass them in TB flagsPeter Maydell5-29/+102
2015-02-05target-arm/translate-a64: Fix wrong mmu_idx usage for LDT/STTPeter Maydell1-1/+1
2015-02-05target-arm: Make arm_current_el() return sensible values for M profilePeter Maydell1-0/+4
2015-02-05target-arm: check that LSB <= MSB in BFI instructionKirill Batuzov1-0/+4
2015-02-05target-arm: Squash input denormals in FRECPS and FRSQRTSPeter Maydell1-0/+12
2015-02-05Fix FMULX not squashing denormalized inputs when FZ is set.Xiangyu Hu1-0/+6
2015-02-05target-arm: Add checks that cpreg raw accesses are handledPeter Maydell1-0/+31
2015-02-05target-arm: Split NO_MIGRATE into ALIAS and NO_RAWPeter Maydell2-108/+117
2015-02-05target-arm: Add missing SP_ELx register definitionGreg Bellows1-0/+8
2015-02-05target-arm: Change reset to highest available ELGreg Bellows1-1/+8
2015-02-05target-arm: Add extended RVBAR supportGreg Bellows1-6/+25
2015-02-05target-arm: Fix RVBAR_EL1 register encodingGreg Bellows1-1/+1
2015-01-26vmstate: accept QEMUTimer in VMSTATE_TIMER*, add VMSTATE_TIMER_PTR*Paolo Bonzini1-2/+2
2015-01-20exec.c: Drop TARGET_HAS_ICE define and checksPeter Maydell1-2/+0
2015-01-16target-arm: crypto: fix BE host supportArd Biesheuvel1-51/+63
2015-01-15target-arm: Fix typo in comment (seperately -> separately)Stefan Weil1-1/+1
2015-01-12kvm: extend kvm_irqchip_add_msi_route to work on s390Frank Blaschka1-0/+6
2015-01-09Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2-6/+6
2015-01-03gen-icount: check cflags instead of use_icount globalPaolo Bonzini2-2/+2
2015-01-03translate: check cflags instead of use_icount globalPaolo Bonzini2-4/+4
2014-12-22target-arm: add cpu feature EL3 to CPUs with Security ExtensionsFabian Aggeler1-0/+4
2014-12-22target-arm: Add ARMCPU secure propertyGreg Bellows2-0/+25
2014-12-22target-arm: Add feature unset functionGreg Bellows1-0/+5
2014-12-22target-arm: Merge EL3 CP15 register listsGreg Bellows1-31/+24
2014-12-11target-arm: Check error conditions on kvm_arm_reset_vcpuChristoffer Dall1-2/+11
2014-12-11target-arm: Support save/load for 64 bit CPUsPeter Maydell1-3/+19
2014-12-11target-arm/kvm: make reg sync code common between kvm32/64Alex Bennée4-101/+137
2014-12-11target-arm: make MAIR0/1 bankedGreg Bellows2-4/+29
2014-12-11target-arm: make c13 cp regs banked (FCSEIDR, ...)Fabian Aggeler3-19/+77
2014-12-11target-arm: make VBAR bankedGreg Bellows2-3/+12
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 14:27:48 +0000