summaryrefslogtreecommitdiff
path: root/target-arm/helper.c
AgeCommit message (Expand)AuthorFilesLines
2014-03-17target-arm: Add ARM_CP_IO notation to PMCR reginfoPeter Maydell1-0/+1
2014-03-15misc: Fix typos in commentsStefan Weil1-1/+1
2014-03-13cputlb: Change tlb_set_page() argument to CPUStateAndreas Färber1-1/+1
2014-03-13cputlb: Change tlb_flush() argument to CPUStateAndreas Färber1-10/+29
2014-03-13cputlb: Change tlb_flush_page() argument to CPUStateAndreas Färber1-4/+10
2014-03-13exec: Change cpu_abort() argument to CPUStateAndreas Färber1-10/+25
2014-03-13cpu: Move exception_index field from CPU_COMMON to CPUStateAndreas Färber1-14/+11
2014-03-13cpu: Turn cpu_handle_mmu_fault() into a CPUClass hookAndreas Färber1-4/+9
2014-03-13cpu: Factor out cpu_generic_init()Andreas Färber1-13/+1
2014-03-13target-arm: Clean up ENV_GET_CPU() usageAndreas Färber1-5/+7
2014-03-10target-arm: Implements the ARM PMCCNTR registerAlistair Francis1-4/+85
2014-03-10target-arm: Fix incorrect setting of E bit in CPSRPeter Maydell1-1/+1
2014-02-26target-arm: Add support for AArch32 ARMv8 CRC32 instructionsWill Newton1-0/+39
2014-02-26target-arm: Implement AArch64 view of CPACRPeter Maydell1-1/+2
2014-02-26target-arm: Store AIF bits in env->pstate for AArch32Peter Maydell1-12/+17
2014-02-26target-arm: Implement AArch64 OSLAR_EL1 sysreg as WIPeter Maydell1-0/+4
2014-02-26target-arm: Implement AArch64 dummy breakpoint and watchpoint registersPeter Maydell1-0/+32
2014-02-26target-arm: Implement AArch64 ID and feature registersPeter Maydell1-0/+45
2014-02-26target-arm: Implement AArch64 generic timersPeter Maydell1-11/+72
2014-02-26target-arm: Implement AArch64 MPIDRPeter Maydell1-2/+4
2014-02-26target-arm: Implement AArch64 TTBR*Peter Maydell1-59/+30
2014-02-26target-arm: Implement AArch64 VBAR_EL1Peter Maydell1-1/+8
2014-02-26target-arm: Implement AArch64 TCR_EL1Peter Maydell1-3/+16
2014-02-26target-arm: Implement AArch64 SCTLR_EL1Peter Maydell1-1/+2
2014-02-26target-arm: Implement AArch64 memory attribute registersPeter Maydell1-1/+23
2014-02-26target-arm: Implement AArch64 dummy MDSCR_EL1Peter Maydell1-0/+6
2014-02-26target-arm: Implement AArch64 TLB invalidate opsPeter Maydell1-0/+73
2014-02-26target-arm: Implement AArch64 cache invalidate/clean opsPeter Maydell1-0/+47
2014-02-26target-arm: Implement AArch64 MIDR_EL1Peter Maydell1-0/+3
2014-02-26target-arm: Implement AArch64 CurrentEL sysregPeter Maydell1-0/+3
2014-02-26target-arm: A64: Make cache ID registers visible to AArch64Peter Maydell1-10/+21
2014-02-26target-arm: Fix raw read and write functions on AArch64 registersPeter Maydell1-2/+6
2014-02-26target-arm: Load correct access bits from ARMv5 level 2 page table descriptorsPeter Maydell1-1/+1
2014-02-26target-arm: Fix incorrect arithmetic constructing short-form PAR for ATS opsPeter Maydell1-2/+2
2014-02-20target-arm: Fix incorrect type for value argument to write_raw_cp_regPeter Maydell1-1/+1
2014-02-20target-arm: Remove failure status return from read/write_raw_cp_regPeter Maydell1-24/+12
2014-02-20target-arm: Drop success/fail return from cpreg read and write functionsPeter Maydell1-173/+115
2014-02-20target-arm: Convert miscellaneous reginfo structs to accessfnPeter Maydell1-25/+19
2014-02-20target-arm: Convert generic timer reginfo to accessfnPeter Maydell1-56/+66
2014-02-20target-arm: Convert performance monitor reginfo to accessfnPeter Maydell1-42/+28
2014-02-20target-arm: Stop underdecoding ARM946 PRBS registersPeter Maydell1-23/+24
2014-02-20target-arm: Restrict check_ap() use of S and R bits to v6 and earlierPeter Maydell1-0/+3
2014-02-20target-arm: Define names for SCTLR bitsPeter Maydell1-8/+8
2014-02-11exec: Make stl_*_phys input an AddressSpaceEdgar E. Iglesias1-1/+2
2014-02-11exec: Make ldq/ldub_*_phys input an AddressSpaceEdgar E. Iglesias1-1/+2
2014-02-11exec: Make ldl_*_phys input an AddressSpaceEdgar E. Iglesias1-6/+9
2014-01-31target-arm: Add set_neon_rmode helperWill Newton1-0/+17
2014-01-31target-arm: Move arm_rmode_to_sf to a shared location.Will Newton1-0/+28
2014-01-08target-arm: A64: Add support for FCVT between half, single and doublePeter Maydell1-0/+20
2014-01-08target-arm: A64: Add 1-source 32-to-32 and 64-to-64 FP instructionsPeter Maydell1-0/+45
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-27 21:32:00 +0000