index
:
sdk/emulator/qemu
1.0_post
2.0alpha
features/brillcodec_2i
features/camera
features/cnp
features/dr
features/qt_dr
features/smp
features/virtio-9p
features/vmodem
glesv3
master
opensrc_p2.3
opensrc_p2.3.1
opensrc_p2.3.2
opensrc_p2.4
opensrc_p3.0
opensrc_p4.0
sandbox/byungchul.so/tizen
sandbox/elebideau/tizen
sandbox/mmajewski2/maru-virgl-rendering-wip
sandbox/mmajewski2/standalone-virgl-wip
sandbox/pcoval/tizen
spin
tizen
tizen_2.0
tizen_2.1
tizen_2.2
tizen_3.0.m14.4_ivi
tizen_p2.3
tizen_p2.3.1
tizen_qemu_1.6
tizen_qemu_1.7
tizen_qemu_2.0
tizen_qemu_5.0.1
tizen_studio_1.2_p2.3
tizen_studio_1.2_p2.3.1
tizen_studio_1.2_p2.3.2
tizen_studio_1.2_p2.4
tizen_studio_1.2_p3.0
tizen_studio_1.3_p2.3
tizen_studio_1.3_p2.3.1
tizen_studio_1.3_p2.3.2
tizen_studio_1.3_p2.4
tizen_studio_1.3_p3.0
tizen_studio_2.0_p2.3
tizen_studio_2.0_p2.3.1
tizen_studio_2.0_p2.3.2
tizen_studio_2.0_p2.4
tizen_studio_2.0_p3.0
tizen_studio_2.0_p4.0
tizen_studio_2.0_p5.0
tizen_studio_3.0_p2.3
tizen_studio_3.0_p2.3.1
tizen_studio_3.0_p2.3.2
tizen_studio_3.0_p2.4
tizen_studio_3.0_p3.0
tizen_studio_3.0_p4.0
tizen_studio_3.0_p5.0
tizen_studio_3.5_p2.3
tizen_studio_3.5_p2.3.1
tizen_studio_3.5_p2.3.2
tizen_studio_3.5_p2.4
tizen_studio_3.5_p3.0
tizen_studio_3.5_p4.0
tizen_studio_3.5_p5.0
tizen_studio_3.5_p5.5
tizen_studio_4.0_p2.3
tizen_studio_4.0_p2.3.1
tizen_studio_4.0_p2.3.2
tizen_studio_4.0_p2.4
tizen_studio_4.0_p3.0
tizen_studio_4.0_p4.0
tizen_studio_4.0_p5.0
tizen_studio_4.0_p5.5
tizen_studio_4.0_p6.0
tizen_studio_4.5_p6.5
tizen_studio_5.0_p7.0
tizen_studio_5.5_p7.5
tizen_studio_5.5_p8.0
tizen_studio_6.0_p9.0
tizen_studio_p2.3
tizen_studio_p2.3.1
tizen_studio_p2.3.2
tizen_studio_p2.4
tizen_studio_p3.0
tizen_studio_p4.0
works/arg_renewal
Domain: SDK / Emulator;
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target-arm
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2013-06-25
target-arm: Convert TCG to using (index,value) list for cp migration
Peter Maydell
1
-0
/
+174
2013-06-25
target-arm: mark up cpregs for no-migrate or raw access
Peter Maydell
1
-46
/
+94
2013-06-25
target-arm: Add raw_readfn and raw_writefn to ARMCPRegInfo
Peter Maydell
1
-0
/
+13
2013-03-12
target-arm: Override do_interrupt for ARMv7-M profile
Andreas Färber
1
-5
/
+5
2013-03-12
cpu: Replace do_interrupt() by CPUClass::do_interrupt method
Andreas Färber
1
-4
/
+7
2013-03-12
cpu: Pass CPUState to cpu_interrupt()
Andreas Färber
1
-1
/
+1
2013-03-12
cpu: Move halted and interrupt_request fields to CPUState
Andreas Färber
1
-1
/
+3
2013-03-05
ARM: KVM: Add support for KVM on ARM architecture
Christoffer Dall
1
-1
/
+1
2013-03-05
target-arm: Drop CPUARMState* argument from bank_number()
Peter Maydell
1
-7
/
+6
2013-02-23
target-arm: Use mul[us]2 and add2 in umlal et al
Richard Henderson
1
-5
/
+0
2013-02-16
target-arm: Move TCG initialization to ARMCPU initfn
Andreas Färber
1
-6
/
+0
2013-02-16
target-arm: Update ARMCPU to QOM realizefn
Andreas Färber
1
-4
/
+10
2013-01-30
target-arm: Rename CPU types
Andreas Färber
1
-3
/
+8
2013-01-27
target-arm: Detect attempt to instantiate non-CPU type in cpu_init()
Andreas Färber
1
-2
/
+4
2013-01-15
cpu: Move cpu_index field to CPUState
Andreas Färber
1
-1
/
+2
2013-01-11
target-arm: Fix SWI (SVC) instruction in M profile.
Alex_Rozenman@mentor.com
1
-1
/
+1
2012-12-23
Merge branch 'master' of git://git.qemu.org/qemu into qom-cpu
Andreas Färber
1
-4
/
+4
2012-12-19
cpu: Introduce CPUListState struct
Andreas Färber
1
-7
/
+2
2012-12-19
softmmu: move include files to include/sysemu/
Paolo Bonzini
1
-1
/
+1
2012-12-19
misc: move include files to include/qemu/
Paolo Bonzini
1
-2
/
+2
2012-12-19
exec: move include files to include/exec/
Paolo Bonzini
1
-1
/
+1
2012-10-24
target-arm: Implement abs_i32 inline rather than as a helper
Peter Maydell
1
-5
/
+0
2012-10-23
Rename target_phys_addr_t to hwaddr
Avi Kivity
1
-14
/
+14
2012-09-15
target-arm: final conversion to AREG0 free mode
Blue Swirl
1
-4
/
+5
2012-09-10
target-arm: Fix potential buffer overflow
Stefan Weil
1
-2
/
+2
2012-08-10
target-arm: Fix typos in comments
Peter Maydell
1
-3
/
+3
2012-07-12
target-arm: Add support for long format translation table walks
Peter Maydell
1
-0
/
+182
2012-07-12
target-arm: Implement TTBCR changes for LPAE
Peter Maydell
1
-1
/
+14
2012-07-12
target-arm: Implement long-descriptor PAR format
Peter Maydell
1
-10
/
+69
2012-07-12
target-arm: Use target_phys_addr_t in get_phys_addr()
Peter Maydell
1
-14
/
+15
2012-07-12
target-arm: Add 64 bit PAR, TTBR0, TTBR1 for LPAE
Peter Maydell
1
-1
/
+76
2012-07-12
target-arm: Add 64 bit variants of DBGDRAR and DBGDSAR for LPAE
Peter Maydell
1
-0
/
+5
2012-07-12
target-arm: Add AMAIR0, AMAIR1 LPAE cp15 registers
Peter Maydell
1
-0
/
+16
2012-07-12
target-arm: Implement privileged-execute-never (PXN)
Peter Maydell
1
-12
/
+20
2012-07-12
target-arm: Fix some copy-and-paste errors in cp register names
Peter Maydell
1
-3
/
+3
2012-07-12
target-arm: Fix typo that meant TTBR1 accesses went to TTBR0
Peter Maydell
1
-1
/
+1
2012-06-20
target-arm: Remove remaining old cp15 infrastructure
Peter Maydell
1
-39
/
+0
2012-06-20
target-arm: Move block cache ops to new cp15 framework
Peter Maydell
1
-0
/
+13
2012-06-20
target-arm: Convert final ID registers
Peter Maydell
1
-48
/
+68
2012-06-20
target-arm: Convert MPIDR
Peter Maydell
1
-22
/
+28
2012-06-20
target-arm: Convert cp15 cache ID registers
Peter Maydell
1
-28
/
+33
2012-06-20
target-arm: Convert cp15 crn=0 crm={1,2} feature registers
Peter Maydell
1
-8
/
+54
2012-06-20
target-arm: Convert cp15 crn=1 registers
Peter Maydell
1
-75
/
+54
2012-06-20
target-arm: Convert cp15 crn=9 registers
Peter Maydell
1
-79
/
+25
2012-06-20
target-arm: Convert cp15 crn=6 registers
Peter Maydell
1
-53
/
+35
2012-06-20
target-arm: convert cp15 crn=7 registers
Peter Maydell
1
-11
/
+52
2012-06-20
target-arm: Convert cp15 VA-PA translation registers
Peter Maydell
1
-43
/
+65
2012-06-20
target-arm: Convert cp15 MMU TLB control
Peter Maydell
1
-20
/
+43
2012-06-20
target-arm: Convert cp15 crn=15 registers
Peter Maydell
1
-115
/
+87
2012-06-20
target-arm: Convert cp15 crn=10 registers
Peter Maydell
1
-6
/
+5
[next]