diff options
| author | Richard Henderson <rth@twiddle.net> | 2010-02-16 14:02:04 -0800 |
|---|---|---|
| committer | Blue Swirl <blauwirbel@gmail.com> | 2010-02-20 08:32:35 +0000 |
| commit | be6551b1e757fab6b3e43aa8833f655a7745204a (patch) | |
| tree | 84cba9cc7dc29b8b4f530c6810d563a8f77b3162 /tcg | |
| parent | 4b5a85c175768faf302cf8349d8613dbc1ac5f54 (diff) | |
| download | qemu-be6551b1e757fab6b3e43aa8833f655a7745204a.tar.gz qemu-be6551b1e757fab6b3e43aa8833f655a7745204a.tar.bz2 qemu-be6551b1e757fab6b3e43aa8833f655a7745204a.zip | |
tcg-sparc: Implement not.
The fallback implementation of "ret = arg1 ^ -1" isn't ideal
because of the extra tcg op to load the minus one.
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Diffstat (limited to 'tcg')
| -rw-r--r-- | tcg/sparc/tcg-target.c | 6 | ||||
| -rw-r--r-- | tcg/sparc/tcg-target.h | 2 |
2 files changed, 8 insertions, 0 deletions
diff --git a/tcg/sparc/tcg-target.c b/tcg/sparc/tcg-target.c index f5cf95d51b..55c74afd47 100644 --- a/tcg/sparc/tcg-target.c +++ b/tcg/sparc/tcg-target.c @@ -226,6 +226,7 @@ static inline int tcg_target_const_match(tcg_target_long val, #define ARITH_AND (INSN_OP(2) | INSN_OP3(0x01)) #define ARITH_OR (INSN_OP(2) | INSN_OP3(0x02)) #define ARITH_ORCC (INSN_OP(2) | INSN_OP3(0x12)) +#define ARITH_ORN (INSN_OP(2) | INSN_OP3(0x06)) #define ARITH_XOR (INSN_OP(2) | INSN_OP3(0x03)) #define ARITH_SUB (INSN_OP(2) | INSN_OP3(0x04)) #define ARITH_SUBCC (INSN_OP(2) | INSN_OP3(0x14)) @@ -1237,6 +1238,9 @@ static inline void tcg_out_op(TCGContext *s, int opc, const TCGArg *args, OP_32_64(neg): c = ARITH_SUB; goto gen_arith1; + OP_32_64(not): + c = ARITH_ORN; + goto gen_arith1; case INDEX_op_div_i32: tcg_out_div32(s, args[0], args[1], args[2], const_args[2], 0); @@ -1440,6 +1444,7 @@ static const TCGTargetOpDef sparc_op_defs[] = { { INDEX_op_sar_i32, { "r", "r", "rJ" } }, { INDEX_op_neg_i32, { "r", "rJ" } }, + { INDEX_op_not_i32, { "r", "rJ" } }, { INDEX_op_brcond_i32, { "r", "rJ" } }, { INDEX_op_setcond_i32, { "r", "r", "rJ" } }, @@ -1496,6 +1501,7 @@ static const TCGTargetOpDef sparc_op_defs[] = { { INDEX_op_sar_i64, { "r", "r", "rJ" } }, { INDEX_op_neg_i64, { "r", "rJ" } }, + { INDEX_op_not_i64, { "r", "rJ" } }, { INDEX_op_ext32s_i64, { "r", "ri" } }, { INDEX_op_ext32u_i64, { "r", "ri" } }, diff --git a/tcg/sparc/tcg-target.h b/tcg/sparc/tcg-target.h index 66031bafbe..f5ee205e70 100644 --- a/tcg/sparc/tcg-target.h +++ b/tcg/sparc/tcg-target.h @@ -92,11 +92,13 @@ enum { #define TCG_TARGET_HAS_div_i64 #define TCG_TARGET_HAS_neg_i32 +#define TCG_TARGET_HAS_not_i32 #if TCG_TARGET_REG_BITS == 64 #define TCG_TARGET_HAS_ext32s_i64 #define TCG_TARGET_HAS_ext32u_i64 #define TCG_TARGET_HAS_neg_i64 +#define TCG_TARGET_HAS_not_i64 #endif //#define TCG_TARGET_HAS_bswap32_i32 |