diff options
| author | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-08-29 16:08:38 +0000 |
|---|---|---|
| committer | aurel32 <aurel32@c046a42c-6fe2-441c-8c8c-71466251a162> | 2008-08-29 16:08:38 +0000 |
| commit | 829337a6878affa8aef099061f52321ff82e316e (patch) | |
| tree | a5884ecd42db29e2614662956d10e690819b3d3e /target-sh4 | |
| parent | 5aa3b1eaf8e6685e11ccf8faaf15da45d0e3a30f (diff) | |
| download | qemu-829337a6878affa8aef099061f52321ff82e316e.tar.gz qemu-829337a6878affa8aef099061f52321ff82e316e.tar.bz2 qemu-829337a6878affa8aef099061f52321ff82e316e.zip | |
SH4: Fix bugs introduce in r5099
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5106 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-sh4')
| -rw-r--r-- | target-sh4/translate.c | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/target-sh4/translate.c b/target-sh4/translate.c index b0df5857a6..2648646e5a 100644 --- a/target-sh4/translate.c +++ b/target-sh4/translate.c @@ -624,7 +624,7 @@ void _decode_opc(DisasContext * ctx) case 0x000f: /* mac.l @Rm+,@Rn+ */ tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(B11_8)]); gen_op_ldl_T0_T0(ctx); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(B7_4)]); gen_op_ldl_T0_T0(ctx); gen_op_macl_T0_T1(); @@ -634,7 +634,7 @@ void _decode_opc(DisasContext * ctx) case 0x400f: /* mac.w @Rm+,@Rn+ */ tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(B11_8)]); gen_op_ldl_T0_T0(ctx); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(B7_4)]); gen_op_ldl_T0_T0(ctx); gen_op_macw_T0_T1(); @@ -851,7 +851,7 @@ void _decode_opc(DisasContext * ctx) case 0xcd00: /* and.b #imm,@(R0,GBR) */ tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(0)]); gen_op_addl_GBR_T0(); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); gen_op_ldub_T0_T0(ctx); tcg_gen_andi_i32(cpu_T[0], cpu_T[0], B7_0); gen_op_stb_T0_T1(ctx); @@ -903,21 +903,21 @@ void _decode_opc(DisasContext * ctx) case 0xc000: /* mov.b R0,@(disp,GBR) */ gen_op_stc_gbr_T0(); tcg_gen_addi_i32(cpu_T[0], cpu_T[0], B7_0); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(0)]); gen_op_stb_T0_T1(ctx); return; case 0xc100: /* mov.w R0,@(disp,GBR) */ gen_op_stc_gbr_T0(); tcg_gen_addi_i32(cpu_T[0], cpu_T[0], B7_0 * 2); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(0)]); gen_op_stw_T0_T1(ctx); return; case 0xc200: /* mov.l R0,@(disp,GBR) */ gen_op_stc_gbr_T0(); tcg_gen_addi_i32(cpu_T[0], cpu_T[0], B7_0 * 4); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(0)]); gen_op_stl_T0_T1(ctx); return; @@ -980,7 +980,7 @@ void _decode_opc(DisasContext * ctx) case 0xce00: /* xor.b #imm,@(R0,GBR) */ tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(0)]); gen_op_addl_GBR_T0(); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); gen_op_ldub_T0_T0(ctx); tcg_gen_xori_i32(cpu_T[0], cpu_T[0], B7_0); gen_op_stb_T0_T1(ctx); @@ -1154,7 +1154,7 @@ void _decode_opc(DisasContext * ctx) return; case 0x401b: /* tas.b @Rn */ tcg_gen_mov_i32(cpu_T[0], cpu_gregs[REG(B11_8)]); - tcg_gen_mov_i32(cpu_T[0], cpu_T[1]); + tcg_gen_mov_i32(cpu_T[1], cpu_T[0]); gen_op_ldub_T0_T0(ctx); gen_op_cmp_eq_imm_T0(0); tcg_gen_ori_i32(cpu_T[0], cpu_T[0], 0x80); |