diff options
author | Nathan Froyd <froydnj@codesourcery.com> | 2010-02-20 10:24:07 -0800 |
---|---|---|
committer | Aurelien Jarno <aurelien@aurel32.net> | 2010-02-23 19:47:25 +0100 |
commit | e40de8dc9d694523a9e7226e8fdf018471fc7dd7 (patch) | |
tree | 0d61db3d902d169a93e127723ffd7e4dcd881d7b /target-mips | |
parent | 3dc9c54184265955c5db40adf0e8cee8b0bfdfff (diff) | |
download | qemu-e40de8dc9d694523a9e7226e8fdf018471fc7dd7.tar.gz qemu-e40de8dc9d694523a9e7226e8fdf018471fc7dd7.tar.bz2 qemu-e40de8dc9d694523a9e7226e8fdf018471fc7dd7.zip |
target-mips: fix ROTR and DROTR by zero
Signed-off-by: Nathan Froyd <froydnj@codesourcery.com>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
Diffstat (limited to 'target-mips')
-rw-r--r-- | target-mips/translate.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/target-mips/translate.c b/target-mips/translate.c index eb46b42ed1..ba660ab8ac 100644 --- a/target-mips/translate.c +++ b/target-mips/translate.c @@ -1475,6 +1475,8 @@ static void gen_shift_imm(CPUState *env, DisasContext *ctx, uint32_t opc, tcg_gen_rotri_i32(t1, t1, uimm); tcg_gen_ext_i32_tl(cpu_gpr[rt], t1); tcg_temp_free_i32(t1); + } else { + tcg_gen_ext32s_tl(cpu_gpr[rt], t0); } opn = "rotr"; break; @@ -1494,6 +1496,8 @@ static void gen_shift_imm(CPUState *env, DisasContext *ctx, uint32_t opc, case OPC_DROTR: if (uimm != 0) { tcg_gen_rotri_tl(cpu_gpr[rt], t0, uimm); + } else { + tcg_gen_mov_tl(cpu_gpr[rt], t0); } opn = "drotr"; break; |