summaryrefslogtreecommitdiff
path: root/target-arm/translate.c
diff options
context:
space:
mode:
authorFrançois Baldassari <francois@pebble.com>2015-11-19 12:09:52 +0000
committerPeter Maydell <peter.maydell@linaro.org>2015-11-19 12:09:52 +0000
commita859595791e6ac5c14afe0b8a53634bf1cc21f0f (patch)
tree30cfcf1079763b0422c399d9db0af363437d07b5 /target-arm/translate.c
parent8f280309030331a912fd8924c129d8bd59e1bdc7 (diff)
downloadqemu-a859595791e6ac5c14afe0b8a53634bf1cc21f0f.tar.gz
qemu-a859595791e6ac5c14afe0b8a53634bf1cc21f0f.tar.bz2
qemu-a859595791e6ac5c14afe0b8a53634bf1cc21f0f.zip
hw/arm_gic: Correctly restore nested irq priority
Upon activating an interrupt, set the corresponding priority bit in the APR/NSAPR registers without touching the currently set bits. In the event of nested interrupts, the GIC will then have the information it needs to restore the priority of the pre-empted interrupt once the higher priority interrupt finishes execution. Signed-off-by: François Baldassari <francois@pebble.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target-arm/translate.c')
0 files changed, 0 insertions, 0 deletions