summaryrefslogtreecommitdiff
path: root/hw/lm32_timer.c
diff options
context:
space:
mode:
authorAvi Kivity <avi@redhat.com>2011-11-20 11:44:25 +0200
committerAvi Kivity <avi@redhat.com>2011-11-24 18:32:03 +0200
commitd09510b2766ddfce0a1c2f26fd14054076cbb248 (patch)
treeb9ed64bcd0c094bca8d278b0e949555c3c13c0e6 /hw/lm32_timer.c
parent9a9d0b816b0bde227977c0aebe96ff6240f21b21 (diff)
downloadqemu-d09510b2766ddfce0a1c2f26fd14054076cbb248.tar.gz
qemu-d09510b2766ddfce0a1c2f26fd14054076cbb248.tar.bz2
qemu-d09510b2766ddfce0a1c2f26fd14054076cbb248.zip
lm32_timer: convert to memory API
Signed-off-by: Avi Kivity <avi@redhat.com>
Diffstat (limited to 'hw/lm32_timer.c')
-rw-r--r--hw/lm32_timer.c30
1 files changed, 14 insertions, 16 deletions
diff --git a/hw/lm32_timer.c b/hw/lm32_timer.c
index 49cbb22993..a3a21edcde 100644
--- a/hw/lm32_timer.c
+++ b/hw/lm32_timer.c
@@ -51,6 +51,7 @@ enum {
struct LM32TimerState {
SysBusDevice busdev;
+ MemoryRegion iomem;
QEMUBH *bh;
ptimer_state *ptimer;
@@ -70,7 +71,7 @@ static void timer_update_irq(LM32TimerState *s)
qemu_set_irq(s->irq, state);
}
-static uint32_t timer_read(void *opaque, target_phys_addr_t addr)
+static uint64_t timer_read(void *opaque, target_phys_addr_t addr, unsigned size)
{
LM32TimerState *s = opaque;
uint32_t r = 0;
@@ -95,7 +96,8 @@ static uint32_t timer_read(void *opaque, target_phys_addr_t addr)
return r;
}
-static void timer_write(void *opaque, target_phys_addr_t addr, uint32_t value)
+static void timer_write(void *opaque, target_phys_addr_t addr,
+ uint64_t value, unsigned size)
{
LM32TimerState *s = opaque;
@@ -131,16 +133,14 @@ static void timer_write(void *opaque, target_phys_addr_t addr, uint32_t value)
timer_update_irq(s);
}
-static CPUReadMemoryFunc * const timer_read_fn[] = {
- NULL,
- NULL,
- &timer_read,
-};
-
-static CPUWriteMemoryFunc * const timer_write_fn[] = {
- NULL,
- NULL,
- &timer_write,
+static const MemoryRegionOps timer_ops = {
+ .read = timer_read,
+ .write = timer_write,
+ .endianness = DEVICE_NATIVE_ENDIAN,
+ .valid = {
+ .min_access_size = 4,
+ .max_access_size = 4,
+ },
};
static void timer_hit(void *opaque)
@@ -172,7 +172,6 @@ static void timer_reset(DeviceState *d)
static int lm32_timer_init(SysBusDevice *dev)
{
LM32TimerState *s = FROM_SYSBUS(typeof(*s), dev);
- int timer_regs;
sysbus_init_irq(dev, &s->irq);
@@ -180,9 +179,8 @@ static int lm32_timer_init(SysBusDevice *dev)
s->ptimer = ptimer_init(s->bh);
ptimer_set_freq(s->ptimer, s->freq_hz);
- timer_regs = cpu_register_io_memory(timer_read_fn, timer_write_fn, s,
- DEVICE_NATIVE_ENDIAN);
- sysbus_init_mmio(dev, R_MAX * 4, timer_regs);
+ memory_region_init_io(&s->iomem, &timer_ops, s, "timer", R_MAX * 4);
+ sysbus_init_mmio_region(dev, &s->iomem);
return 0;
}