summaryrefslogtreecommitdiff
AgeCommit message (Collapse)AuthorFilesLines
2020-09-18Adding default linker option to ix86Dongkyun Son1-1/+1
-z noseparate-code Create separate code "PT_LOAD" segment header in the object. This specifies a memory segment that should contain only instructions and must be in wholly disjoint pages from any other data. Don't create separate code "PT_LOAD" segment if noseparate-code is used. Change-Id: If23ec349bb3187b04b49c2672cc85e4d053b20fe Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2020-04-07Add -frecord-gcc-switches to the global cflagsMikhail Kashkarov1-1/+1
Record the command line used to invoke the compiler to the object file that is being created. Creates .GCC.command.line section for the ELF files that is going to be stripped into debuginfo by rpm. Compiler options can be retrieved from debuginfo like this: readelf -p .GCC.command.line libc-2.24.so.debug Change-Id: Ib7b4dff734e5d9a06853b2680036a79a6381fe3d
2020-02-20Apply security optionsDongkyun Son1-1/+1
1) Stack protector(Canary): -fstack-protector-strong 2) Partial RELRO(RELocation-ReadOnly): -Wl,-z,relro Change-Id: I86851d3178d2549ca719910a58b4eab3efba3197 Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2020-02-14Remove %gcc_version macroDongkyun Son1-5/+0
Change-Id: I9befd6c7dc64af2c1ca1b50dac922beb65fd8f47 Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2020-01-02update link project (linaro-gcc -> gcc)Dongkyun Son2-2/+2
Change-Id: I6545b4fe0b86e3341923d86a803f7f1ed762130f Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2020-01-02Update project config for Tizen 6.0.Dongkyun Son1-5/+5
Change-Id: I34bfab52bb3226e6905f82c907e668843ea32c75 Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2019-11-27Add -mstackrealign option to ix86 buildDongkyun Son2-2/+2
To support compilation with SSE instuctions(that are requires 16-alinging) applying -mstackrealign is perfectly fine, the %ebp will be 16-aligned in the function prologue. According to definition on "Intel 386 and AMD x86-64 Options": Realign the stack at entry. On the Intel x86, the -mstackrealign option will generate an alternate prologue and epilogue that realigns the runtime stack if necessary. This supports mixing legacy codes that keep a 4-byte aligned stack with modern codes that keep a 16-byte stack for SSE compatibility. See also the attribute force_align_arg_pointer, applicable to individual functions. Change-Id: Ifd4fdd397e7911148bbad6c3b53f993ccd14cc06 Signed-off-by: Mikhail Kashkarov <m.kashkarov@partner.samsung.com> Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2019-11-25Add Tizen:5.5:Base and Tizen:5.5:Unifiedtcshin9339-0/+727
Change-Id: I25bd1768d63f2e0de52ec7f9a50072250aec00e5
2019-10-10Update Tizen 5.0 and Unified filestcshin9321-4/+147
Change-Id: I4c335fd45878263f67b4b354c1ca73b75b14d713
2018-11-23Add Tizen 5.0 Base and Unified filestcshin9328-14/+605
Change-Id: Id60580f7b80056c1156a57700440b55c93dd8ede
2018-05-14Add macros to base project for tizen versionHyunggi Lee2-0/+22
2018-05-09Add corefx_aggregate to use x86_64 rpmtcshin932-0/+21
Change-Id: I44a1cbaf858a964861528de01f0fcf8505b5acc7
2018-04-18[TRE-1894] revise of disabling %check sectionJoonsub Lee2-2/+2
Change-Id: I4210b49ca3d73a399c11fc516e82e2e3fdb3765c
2018-04-06Add 'libasan-64bit' to multilib_aggregateDongkyun Son1-0/+1
'libasan-64bit' on 32bit build environment are required for .Net build (e.g., coreclr, corefx). Depends on I7b4e4820a7d4c3246bfb9c1d447866fbd9016cda Change-Id: I9c2241e6b7fc961cce5970cc1d89ba629d6cf64b Signed-off-by: Dongkyun Son <dongkyun.s@samsung.com>
2018-04-03Add Prefer: elementary , Requested by EFL teamtcshin931-0/+2
Change-Id: I7eae5c22adc3e75578b83614b45b915536238ba3
2018-01-26%check section enablejintaeson2-4/+8
Change-Id: I90941577fce3b96767a834ab19af486591c824e6 Signed-off-by: jintaeson <jintae.son@samsung.com>
2018-01-11change version of Tizen:Unified from 4.0 to 5.0Youngjae Shin1-2/+2
Change-Id: I8107f04c0981c24a3fa95654083cb01c5507def3
2017-10-18Fix %check section switchSlava Barinov7-7/+7
Using '%define %check exit 0' is an error since it redefines the rpm section name as a macro. This leads to including the contents of %check section into previously defined section (e.g. %install) and therefore not only it breaks the build script in the middle of execution by injecting 'exit 0', but also prevents %__spec_install_post from running. This forbids execution of rpm post-scripts which generate debug info, locale information, cleans up install dir and so on. Setting up %__spec_check_pre variable will only disable the %check section. Change-Id: Ifb6a847e298416c702409759457cdc03d0d563e2 Signed-off-by: Slava Barinov <v.barinov@samsung.com>
2017-10-10[TRE-1701] Remove links for Artik10 kernel and ubootLukasz Wojciechowski4-36/+0
Change-Id: Ie47dd6aac8bcaf54daa955ef2f9dd682b2e4f948 Signed-off-by: Lukasz Wojciechowski <l.wojciechow@partner.samsung.com>
2017-09-04Simplified Tizen:Unified's meta info for path projectsubmit/trunk/20170904.073139Dongkyun, Son1-6/+2
Change-Id: Icdc01ddef3e8d8d6e1db5635750b447a08366bcd Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-09-04Simplified Tizen:Base's meta infoTaejin Woo7-149/+6
- multilib_aggregate, qemu-accel_aggregate are not needed. - duplicate builds can be removed as below. * AS-IS: 6 repositories / 14 architectures * TO-BE: 1 repository / 4 architectures Change-Id: Ic752a44268d94e0d986fd1f4000963ebaeb02bb7 Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-08-10Tizen:Unified: add link for RPi3 u-bootMaciej Wereski1-0/+10
Change-Id: I5b52c30ddf4619c3da714d475ecf4e393874d82f Signed-off-by: Maciej Wereski <m.wereski@partner.samsung.com>
2017-08-10Add Tizen 4.0 Base and Unified filesMaciej Wereski31-0/+703
Change-Id: Ib624f4e6dc2e7100d15ef8280c4fbff28e6b737b Signed-off-by: Maciej Wereski <m.wereski@partner.samsung.com>
2017-07-27Add clang-accel-* to the Tizen:BaseDongkyun, Son2-0/+6
Clang acceleration is moved to separate clang-accel package from qemu-accel. Change-Id: I6636ee19d07ad6c9b47efe987473dabc606fa4cc Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-05-10update_meta.sh: set Unified as default projectMaciej Wereski1-1/+1
Change-Id: I59751833ee82da27a07c73f7c29a9d41c3db5e55 Signed-off-by: Maciej Wereski <m.wereski@partner.samsung.com>
2017-04-29Change OBS API address in update scriptLukasz Wojciechowski1-1/+1
After migration to a new version of OBS and to AWS cloud, api.tizen.org does not have valid certificate and cannot be used for API calls over https protocol. Instead build.tizen.org can be used. Change-Id: I4df738d74e42938a72abb75dd65a14e12529567a Signed-off-by: Lukasz Wojciechowski <l.wojciechow@partner.samsung.com>
2017-04-29Replace corei7 with nehalem as x86_64 -march and Remove -mtuneJaehun Jeong1-1/+1
Because those values are no longer used after gcc 4.8.5 Change-Id: I3009669767877f82d14cdd69b590fbce26aebf61 Signed-off-by: Jaehun Jeong <jh4u.jeong@samsung.com>
2017-04-26Revert "Temp : Prefer: python-setuptools"HyungGi Lee1-1/+0
This reverts commit 9a3b03234123a367b9a9c28273130431ffdc2063. Change-Id: Ibd1f37cd186126d59f941ada04f7b2422564066e
2017-04-21Temp : Prefer: python-setuptoolsHyunggi Lee1-0/+1
Issue: have choice for python-distribute needed by python-nose: python-distribute python-setuptools Change-Id: I0e01ff4bb5d73aa066c5660dc2b5d0f63c935d60
2017-04-14Tizen:Unified version up tizen_version_major 4Hyunggi Lee1-1/+1
Change-Id: Ia0d42e51e31451a626f3a4522cd67e4243155214
2017-04-13Modify _link for binutils-*Dongkyun, Son2-2/+2
'linaro-binutils' package needs to be renamed to 'binutils' for Tizen:Base. Change-Id: Ia1d9809af832a700ab2509ea98901f5c3395af93 Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-04-12Tizen:Base _config delete tizen version macrosHyunggi Lee1-8/+0
It is not needed in the base Change-Id: I1008c5ac582cad74a57460fe56a55fde4d0377c9
2017-04-12Changed gcc_vertion to 62Dongkyun, Son1-2/+2
Change-Id: I05cfb4881696cc0ff885874e40c8dfa6aa6ea4e3 Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-04-12Modify multilib_aggregate's source package name for glibcDongkyun, Son1-2/+2
'linaro-glibc' package needs to be renamed to 'glibc' for Tizen:Base. * 'linaro-glibc' is based on linaro glibc 2.20 and will be removed from Tizen:Base * 'glibc' is based on FSF glibc 2.24 and will be added to Tizen:Base Change-Id: Id603f5017421da9eff9fcfc651635d9ae9211520 Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-04-07Tizen:Base add new maintainersHyunggi Lee1-0/+3
Change-Id: I685145e3a68f4873bf85beef29af932c4b6e6a04
2017-04-06Tizen:Unified: Add artik530 linksMaciej Wereski2-0/+18
Change-Id: I34bec695872aead79eeaef841cb5ea65a8dac5c7 Signed-off-by: Maciej Wereski <m.wereski@partner.samsung.com>
2017-04-05Tizen:Base: add ExportFilter for i586 rpmsChan Lee1-0/+1
i586 rpms and x86_64 rpms which have same package name and are in the same arch directory of same repository cause 'have choice' issue. e.g., 64bit libs which are made in the x86_64 repo and repackaged for i586. This macro makes i586 rpms export to i586 arch directory from x86_64 directory to avoid 'have choice' issue. Change-Id: I444fcb5fab98b0aa1c4a756e97f206531dc1e92c Signed-off-by: Chan Lee <chan45.lee@samsung.com>
2017-04-04Add Tizen:UnifiedHyunggi Lee11-0/+254
Change-Id: I04378d21192ef81b99d7dd2938d82f21327ac3da
2017-03-31fix multilib_aggreateHyunggi Lee2-0/+4
Change-Id: I08d685e82e63acf64d17c7ccfa1982d78e6a8cf4
2017-03-31Tizen:Base: Set a preference for ambiguous libs to use *-64bit libsChan Lee1-0/+7
*-64bit libs on 32bit build environment are required for .Net build(e.g., coreclr, corefx). But when building 64bit target, they could make 'have choice' error with original libs in 64bit repository. e.g., libstdc++ and libstdc++-64bit provides same libs. It's ambiguous to choose appropriate one. This patch could resolve this error by choosing original one prior to *-64bit libs. Change-Id: Ibdb8c45cd3671c864c6b8cbfe3346818ae07e144 Signed-off-by: Chan Lee <chan45.lee@samsung.com>
2017-03-29Tizen:Base: create multilib_aggregateChan Lee4-18/+55
This package is to support multilib among different architecture in different repo. Currently x86_64 libs are provided in X86_64 repo only and i586 is vice versa. Arm and aarch64 are in the same situation as x86_64 and i586. Please note that glibc_aggregate had been merged into this package because glibc_aggregate had had same purpose but only for glibc. Change-Id: I38083aac58c22f9cf536ac86df13200116668afe Signed-off-by: Chan Lee <chan45.lee@samsung.com>
2017-03-28update obs meta fileHyunggi Lee2-13/+1
Tizen:3.0:Mobile - remove emulator64-wayland, arm64-wayland Tizen:TV - modify project config description Change-Id: Iae6b89889591f3b08620debc1b732169463d7419
2017-02-15Add repo and packageHyunggi Lee2-0/+7
repo : kernel - aarch64 package : linux-3.18-exynos7270 Change-Id: I0ea6e0fec1481509afe9ca8c9d9a1051b76b965b
2017-01-16Tizen:IVI add corefx-managed_aggregateHyungGi Lee3-0/+18
temp solution : aggregated from Tizen:Mobile emulator64-wayland Change-Id: I03897fb4deb58fde2b816bff9a0a48c0929a7db4
2017-01-05Changed binary payload (w5.lzdio -> w5T.xzdio)Dongkyun, Son2-0/+4
rpm supports multi-threaded xz which can improve compression speed in the multi-core environment. So, let's replace "lzma level 5(w5.lzdio)" with "multi-threaded xz level 5(w5T.xzdio)" in case of binary's compression activity. - w5.lzdio: lzma (level: 5) - w5T.xzdio: xz (level: 5, threaded) Change-Id: I7eeb3561e010f2f1755e57036afe58dfeb91dcb1 Signed-off-by: Dongkyun, Son <dongkyun.s@samsung.com>
2017-01-05Add Tizen:3.0.M2:CommonMaciej Wereski10-0/+316
Change-Id: I6a6b6bb288bdd6e9ac76abcc87f25db977a9f863 Signed-off-by: Maciej Wereski <m.wereski@partner.samsung.com>
2017-01-05Add M2 OBS ProjectsHyungGi Lee24-14/+684
Change-Id: I9b6c90b688e27b70e0044020915bf6f26468a454
2017-01-04Add Tizen:3.0.M2:BaseHyungGi Lee17-0/+412
Change-Id: I8a3e8a8dcecccfad6a7f15f0ae196875c37d6628
2017-01-02Tizen:Common add corefx-managed_aggregateMaciej Wereski2-0/+16
Change-Id: Ie9addeb1190f825bd222d88480c38a6413653971 Signed-off-by: Maciej Wereski <m.wereski@partner.samsung.com>
2016-12-28Add emulator64 in Tizen:TVHyungGi Lee4-2/+26
Change-Id: I5864460ecaf1ba372e92b48463bf73142eb7487b
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-22 10:14:32 +0000