1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
10790
10791
10792
10793
10794
10795
10796
10797
10798
10799
10800
10801
10802
10803
10804
10805
10806
10807
10808
10809
10810
10811
10812
10813
10814
10815
10816
10817
10818
10819
10820
10821
10822
10823
10824
10825
10826
10827
10828
10829
10830
10831
10832
10833
10834
10835
10836
10837
10838
10839
10840
10841
10842
10843
10844
10845
10846
10847
10848
10849
10850
10851
10852
10853
10854
10855
10856
10857
10858
10859
10860
10861
10862
10863
10864
10865
10866
10867
10868
10869
10870
10871
10872
10873
10874
10875
10876
10877
10878
10879
10880
10881
10882
10883
10884
10885
10886
10887
10888
10889
10890
10891
10892
10893
10894
10895
10896
10897
10898
10899
10900
10901
10902
10903
10904
10905
10906
10907
10908
10909
10910
10911
10912
10913
10914
10915
10916
10917
10918
10919
10920
10921
10922
10923
10924
10925
10926
10927
10928
10929
10930
10931
10932
10933
10934
10935
10936
10937
10938
10939
10940
10941
10942
10943
10944
10945
10946
10947
10948
10949
10950
10951
10952
10953
10954
10955
10956
10957
10958
10959
10960
10961
10962
10963
10964
10965
10966
10967
10968
10969
10970
10971
10972
10973
10974
10975
10976
10977
10978
10979
10980
10981
10982
10983
10984
10985
10986
10987
10988
10989
10990
10991
10992
10993
10994
10995
10996
10997
10998
10999
11000
11001
11002
11003
11004
11005
11006
11007
11008
11009
11010
11011
11012
11013
11014
11015
11016
11017
11018
11019
11020
11021
11022
11023
11024
11025
11026
11027
11028
11029
11030
11031
11032
11033
11034
11035
11036
11037
11038
11039
11040
11041
11042
11043
11044
11045
11046
11047
11048
11049
11050
11051
11052
11053
11054
11055
11056
11057
11058
11059
11060
11061
11062
11063
11064
11065
11066
11067
11068
11069
11070
11071
11072
11073
11074
11075
11076
11077
11078
11079
11080
11081
11082
11083
11084
11085
11086
11087
11088
11089
11090
11091
11092
11093
11094
11095
11096
11097
11098
11099
11100
11101
11102
11103
11104
11105
11106
11107
11108
11109
11110
11111
11112
11113
11114
11115
11116
11117
11118
11119
11120
11121
11122
11123
11124
11125
11126
11127
11128
11129
11130
11131
11132
11133
11134
11135
11136
11137
11138
11139
11140
11141
11142
11143
11144
11145
11146
11147
11148
11149
11150
11151
11152
11153
11154
11155
11156
11157
11158
11159
11160
11161
11162
11163
11164
11165
11166
11167
11168
11169
11170
11171
11172
11173
11174
11175
11176
11177
11178
11179
11180
11181
11182
11183
11184
11185
11186
11187
11188
11189
11190
11191
11192
11193
11194
11195
11196
11197
11198
11199
11200
11201
11202
11203
11204
11205
11206
11207
11208
11209
11210
11211
11212
11213
11214
11215
11216
11217
11218
11219
11220
11221
11222
11223
11224
11225
11226
11227
11228
11229
11230
11231
11232
11233
11234
11235
11236
11237
11238
11239
11240
11241
11242
11243
11244
11245
11246
11247
11248
11249
11250
11251
11252
11253
11254
11255
11256
11257
11258
11259
11260
11261
11262
11263
11264
11265
11266
11267
11268
11269
11270
11271
11272
11273
11274
11275
11276
11277
11278
11279
11280
11281
11282
11283
11284
11285
11286
11287
11288
11289
11290
11291
11292
11293
11294
11295
11296
11297
11298
11299
11300
11301
11302
11303
11304
11305
11306
11307
11308
11309
11310
11311
11312
11313
11314
11315
11316
11317
11318
11319
11320
11321
11322
11323
11324
11325
11326
11327
11328
11329
11330
11331
11332
11333
11334
11335
11336
11337
11338
11339
11340
11341
11342
11343
11344
11345
11346
11347
11348
11349
11350
11351
11352
11353
11354
11355
11356
11357
11358
11359
11360
11361
11362
11363
11364
11365
11366
11367
11368
11369
11370
11371
11372
11373
11374
11375
11376
11377
11378
11379
11380
11381
11382
11383
11384
11385
11386
11387
11388
11389
11390
11391
11392
11393
11394
11395
11396
11397
11398
11399
11400
11401
11402
11403
11404
11405
11406
11407
11408
11409
11410
11411
11412
11413
11414
11415
11416
11417
11418
11419
11420
11421
11422
11423
11424
11425
11426
11427
11428
11429
11430
11431
11432
11433
11434
11435
11436
11437
11438
11439
11440
11441
11442
11443
11444
11445
11446
11447
11448
11449
11450
11451
11452
11453
11454
11455
11456
11457
11458
11459
11460
11461
11462
11463
11464
11465
11466
11467
11468
11469
11470
11471
11472
11473
11474
11475
11476
11477
11478
11479
11480
11481
11482
11483
11484
11485
11486
11487
11488
11489
11490
11491
11492
11493
11494
11495
11496
11497
11498
11499
11500
11501
11502
11503
11504
11505
11506
11507
11508
11509
11510
11511
11512
11513
11514
11515
11516
11517
11518
11519
11520
11521
11522
11523
11524
11525
11526
11527
11528
11529
11530
11531
11532
11533
11534
11535
11536
11537
11538
11539
11540
11541
11542
11543
11544
11545
11546
11547
11548
11549
11550
11551
11552
11553
11554
11555
11556
11557
11558
11559
11560
11561
11562
11563
11564
11565
11566
11567
11568
11569
11570
11571
11572
11573
11574
11575
11576
11577
11578
11579
11580
11581
11582
11583
11584
11585
11586
11587
11588
11589
11590
11591
11592
11593
11594
11595
11596
11597
11598
11599
11600
11601
11602
11603
11604
11605
11606
11607
11608
11609
11610
11611
11612
11613
11614
11615
11616
11617
11618
11619
11620
11621
11622
11623
11624
11625
11626
11627
11628
11629
11630
11631
11632
11633
11634
11635
11636
11637
11638
11639
11640
11641
11642
11643
11644
11645
11646
11647
11648
11649
11650
11651
11652
11653
11654
11655
11656
11657
11658
11659
11660
11661
11662
11663
11664
11665
11666
11667
11668
11669
11670
11671
11672
11673
11674
11675
11676
11677
11678
11679
11680
11681
11682
11683
11684
11685
11686
11687
11688
11689
11690
11691
11692
11693
11694
11695
11696
11697
11698
11699
11700
11701
11702
11703
11704
11705
11706
11707
11708
11709
11710
11711
11712
11713
11714
11715
11716
11717
11718
11719
11720
11721
11722
11723
11724
11725
11726
11727
11728
11729
11730
11731
11732
11733
11734
11735
11736
11737
11738
11739
11740
11741
11742
11743
11744
11745
11746
11747
11748
11749
11750
11751
11752
11753
11754
11755
11756
11757
11758
11759
11760
11761
11762
11763
11764
11765
11766
11767
11768
11769
11770
11771
11772
11773
11774
11775
11776
11777
11778
11779
11780
11781
11782
11783
11784
11785
11786
11787
11788
11789
11790
11791
11792
11793
11794
11795
11796
11797
11798
11799
11800
11801
11802
11803
11804
11805
11806
11807
11808
11809
11810
11811
11812
11813
11814
11815
11816
11817
11818
11819
11820
11821
11822
11823
11824
11825
11826
11827
11828
11829
11830
11831
11832
11833
11834
11835
11836
11837
11838
11839
11840
11841
11842
11843
11844
11845
11846
11847
11848
11849
11850
11851
11852
11853
11854
11855
11856
11857
11858
11859
11860
11861
11862
11863
11864
11865
11866
11867
11868
11869
11870
11871
11872
11873
11874
11875
11876
11877
11878
11879
11880
11881
11882
11883
11884
11885
11886
11887
11888
11889
11890
11891
11892
11893
11894
11895
11896
11897
11898
11899
11900
11901
11902
11903
11904
11905
11906
11907
11908
11909
11910
11911
11912
11913
11914
11915
11916
11917
11918
11919
11920
11921
11922
11923
11924
11925
11926
11927
11928
11929
11930
11931
11932
11933
11934
11935
11936
11937
11938
11939
11940
11941
11942
11943
11944
11945
11946
11947
11948
11949
11950
11951
11952
11953
11954
11955
11956
11957
11958
11959
11960
11961
11962
11963
11964
11965
11966
11967
11968
11969
11970
11971
11972
11973
11974
11975
11976
11977
11978
11979
11980
11981
11982
11983
11984
11985
11986
11987
11988
11989
11990
11991
11992
11993
11994
11995
11996
11997
11998
11999
12000
12001
12002
12003
12004
12005
12006
12007
12008
12009
12010
12011
12012
12013
12014
12015
12016
12017
12018
12019
12020
12021
12022
12023
12024
12025
12026
12027
12028
12029
12030
12031
12032
12033
12034
12035
12036
12037
12038
12039
12040
12041
12042
12043
12044
12045
12046
12047
12048
12049
12050
12051
12052
12053
12054
12055
12056
12057
12058
12059
12060
12061
12062
12063
12064
12065
12066
12067
12068
12069
12070
12071
12072
12073
12074
12075
12076
12077
12078
12079
12080
12081
12082
12083
12084
12085
12086
12087
12088
12089
12090
12091
12092
12093
12094
12095
12096
12097
12098
12099
12100
12101
12102
12103
12104
12105
12106
12107
12108
12109
12110
12111
12112
12113
12114
12115
12116
12117
12118
12119
12120
12121
12122
12123
12124
12125
12126
12127
12128
12129
12130
12131
12132
12133
12134
12135
12136
12137
12138
12139
12140
12141
12142
12143
12144
12145
12146
12147
12148
12149
12150
12151
12152
12153
12154
12155
12156
12157
12158
12159
12160
12161
12162
12163
12164
12165
12166
12167
12168
12169
12170
12171
12172
12173
12174
12175
12176
12177
12178
12179
12180
12181
12182
12183
12184
12185
12186
12187
12188
12189
12190
12191
12192
12193
12194
12195
12196
12197
12198
12199
12200
12201
12202
12203
12204
12205
12206
12207
12208
12209
12210
12211
12212
12213
12214
12215
12216
12217
12218
12219
12220
12221
12222
12223
12224
12225
12226
12227
12228
12229
12230
12231
12232
12233
12234
12235
12236
12237
12238
12239
12240
12241
12242
12243
12244
12245
12246
12247
12248
12249
12250
12251
12252
12253
12254
12255
12256
12257
12258
12259
12260
12261
12262
12263
12264
12265
12266
12267
12268
12269
12270
12271
12272
12273
12274
12275
12276
12277
12278
12279
12280
12281
12282
12283
12284
12285
12286
12287
12288
12289
12290
12291
12292
12293
12294
12295
12296
12297
12298
12299
12300
12301
12302
12303
12304
12305
12306
12307
12308
12309
12310
12311
12312
12313
12314
12315
12316
12317
12318
12319
12320
12321
12322
12323
12324
12325
12326
12327
12328
12329
12330
12331
12332
12333
12334
12335
12336
12337
12338
12339
12340
12341
12342
12343
12344
12345
12346
12347
12348
12349
12350
12351
12352
12353
12354
12355
12356
12357
12358
12359
12360
12361
12362
12363
12364
12365
12366
12367
12368
12369
12370
12371
12372
12373
12374
12375
12376
12377
12378
12379
12380
12381
12382
12383
12384
12385
12386
12387
12388
12389
12390
12391
12392
12393
12394
12395
12396
12397
12398
12399
12400
12401
12402
12403
12404
12405
12406
12407
12408
12409
12410
12411
12412
12413
12414
12415
12416
12417
12418
12419
12420
12421
12422
12423
12424
12425
12426
12427
12428
12429
12430
12431
12432
12433
12434
12435
12436
12437
12438
12439
12440
12441
12442
12443
12444
12445
12446
12447
12448
12449
12450
12451
12452
12453
12454
12455
12456
12457
12458
12459
12460
12461
12462
12463
12464
12465
12466
12467
12468
12469
12470
12471
12472
12473
12474
12475
12476
12477
12478
12479
12480
12481
12482
12483
12484
12485
12486
12487
12488
12489
12490
12491
12492
12493
12494
12495
12496
12497
12498
12499
12500
12501
12502
12503
12504
12505
12506
12507
12508
12509
12510
12511
12512
12513
12514
12515
12516
12517
12518
12519
12520
12521
12522
12523
12524
12525
12526
12527
12528
12529
12530
12531
12532
12533
12534
12535
12536
12537
12538
12539
12540
12541
12542
12543
12544
12545
12546
12547
12548
12549
12550
12551
12552
12553
12554
12555
12556
12557
12558
12559
12560
12561
12562
12563
12564
12565
12566
12567
12568
12569
12570
12571
12572
12573
12574
12575
12576
12577
12578
12579
12580
12581
12582
12583
12584
12585
12586
12587
12588
12589
12590
12591
12592
12593
12594
12595
12596
12597
12598
12599
12600
12601
12602
12603
12604
12605
12606
12607
12608
12609
12610
12611
12612
12613
12614
12615
12616
12617
12618
12619
12620
12621
12622
12623
12624
12625
12626
12627
12628
12629
12630
12631
12632
12633
12634
12635
12636
12637
12638
12639
12640
12641
12642
12643
12644
12645
12646
12647
12648
12649
12650
12651
12652
12653
12654
12655
12656
12657
12658
12659
12660
12661
12662
12663
12664
12665
12666
12667
12668
12669
12670
12671
12672
12673
12674
12675
12676
12677
12678
12679
12680
12681
12682
12683
12684
12685
12686
12687
12688
12689
12690
12691
12692
12693
12694
12695
12696
12697
12698
12699
12700
12701
12702
12703
12704
12705
12706
12707
12708
12709
12710
12711
12712
12713
12714
12715
12716
12717
12718
12719
12720
12721
12722
12723
12724
12725
12726
12727
12728
12729
12730
12731
12732
12733
12734
12735
12736
12737
12738
12739
12740
12741
12742
12743
12744
12745
12746
12747
12748
12749
12750
12751
12752
12753
12754
12755
12756
12757
12758
12759
12760
12761
12762
12763
12764
12765
12766
12767
12768
12769
12770
12771
12772
12773
12774
12775
12776
12777
12778
12779
12780
12781
12782
12783
12784
12785
12786
12787
12788
12789
12790
12791
12792
12793
12794
12795
12796
12797
12798
12799
12800
12801
12802
12803
12804
12805
12806
12807
12808
12809
12810
12811
12812
12813
12814
12815
12816
12817
12818
12819
12820
12821
12822
12823
12824
12825
12826
12827
12828
12829
12830
12831
12832
12833
12834
12835
12836
12837
12838
12839
12840
12841
12842
12843
12844
12845
12846
12847
12848
12849
12850
12851
12852
12853
12854
12855
12856
12857
12858
12859
12860
12861
12862
12863
12864
12865
12866
12867
12868
12869
12870
12871
12872
12873
12874
12875
12876
12877
12878
12879
12880
12881
12882
12883
12884
12885
12886
12887
12888
12889
12890
12891
12892
12893
12894
12895
12896
12897
12898
12899
12900
12901
12902
12903
12904
12905
12906
12907
12908
12909
12910
12911
12912
12913
12914
12915
12916
12917
12918
12919
12920
12921
12922
12923
12924
12925
12926
12927
12928
12929
12930
12931
12932
12933
12934
12935
12936
12937
12938
12939
12940
12941
12942
12943
12944
12945
12946
12947
12948
12949
12950
12951
12952
12953
12954
12955
12956
12957
12958
12959
12960
12961
12962
12963
12964
12965
12966
12967
12968
12969
12970
12971
12972
12973
12974
12975
12976
12977
12978
12979
12980
12981
12982
12983
12984
12985
12986
12987
12988
12989
12990
12991
12992
12993
12994
12995
12996
12997
12998
12999
13000
13001
13002
13003
13004
13005
13006
13007
13008
13009
13010
13011
13012
13013
13014
13015
13016
13017
13018
13019
13020
13021
13022
13023
13024
13025
13026
13027
13028
13029
13030
13031
13032
13033
13034
13035
13036
13037
13038
13039
13040
13041
13042
13043
13044
13045
13046
13047
13048
13049
13050
13051
13052
13053
13054
13055
13056
13057
13058
13059
13060
13061
13062
13063
13064
13065
13066
13067
13068
13069
13070
13071
13072
13073
13074
13075
13076
13077
13078
13079
13080
13081
13082
13083
13084
13085
13086
13087
13088
13089
13090
13091
13092
13093
13094
13095
13096
13097
13098
13099
13100
13101
13102
13103
13104
13105
13106
13107
13108
13109
13110
13111
13112
13113
13114
13115
13116
13117
13118
13119
13120
13121
13122
13123
13124
13125
13126
13127
13128
13129
13130
13131
13132
13133
13134
13135
13136
13137
13138
13139
13140
13141
13142
13143
13144
13145
13146
13147
13148
13149
13150
13151
13152
13153
13154
13155
13156
13157
13158
13159
13160
13161
13162
13163
13164
13165
13166
13167
13168
13169
13170
13171
13172
13173
13174
13175
13176
13177
13178
13179
13180
13181
13182
13183
13184
13185
13186
13187
13188
13189
13190
13191
13192
13193
13194
13195
13196
13197
13198
13199
13200
13201
13202
13203
13204
13205
13206
13207
13208
13209
13210
13211
13212
13213
13214
13215
13216
13217
13218
13219
13220
13221
13222
13223
13224
13225
13226
13227
13228
13229
13230
13231
13232
13233
13234
13235
13236
13237
13238
13239
13240
13241
13242
13243
13244
13245
13246
13247
13248
13249
13250
13251
13252
13253
13254
13255
13256
13257
13258
13259
13260
13261
13262
13263
13264
13265
13266
13267
13268
13269
13270
13271
13272
13273
13274
13275
13276
13277
13278
13279
13280
13281
13282
13283
13284
13285
13286
13287
13288
13289
13290
13291
13292
13293
13294
13295
13296
13297
13298
13299
13300
13301
13302
13303
13304
13305
13306
13307
13308
13309
13310
13311
13312
13313
13314
13315
13316
13317
13318
13319
13320
13321
13322
13323
13324
13325
13326
13327
13328
13329
13330
13331
13332
13333
13334
13335
13336
13337
13338
13339
13340
13341
13342
13343
13344
13345
13346
13347
13348
13349
13350
13351
13352
13353
13354
13355
13356
13357
13358
13359
13360
13361
13362
13363
13364
13365
13366
13367
13368
13369
13370
13371
13372
13373
13374
13375
13376
13377
13378
13379
13380
13381
13382
13383
13384
13385
13386
13387
13388
13389
13390
13391
13392
13393
13394
13395
13396
13397
13398
13399
13400
13401
13402
13403
13404
13405
13406
13407
13408
13409
13410
13411
13412
13413
13414
13415
13416
13417
13418
13419
13420
13421
13422
13423
13424
13425
13426
13427
13428
13429
13430
13431
13432
13433
13434
13435
13436
13437
13438
13439
13440
13441
13442
13443
13444
13445
13446
13447
13448
13449
13450
13451
13452
13453
13454
13455
13456
13457
13458
13459
13460
13461
13462
13463
13464
13465
13466
13467
13468
13469
13470
13471
13472
13473
13474
13475
13476
13477
13478
13479
13480
13481
13482
13483
13484
13485
13486
13487
13488
13489
13490
13491
13492
13493
13494
13495
13496
13497
13498
13499
13500
13501
13502
13503
13504
13505
13506
13507
13508
13509
13510
13511
13512
13513
13514
13515
13516
13517
13518
13519
13520
13521
13522
13523
13524
13525
13526
13527
13528
13529
13530
13531
13532
13533
13534
13535
13536
13537
13538
13539
13540
13541
13542
13543
13544
13545
13546
13547
13548
13549
13550
13551
13552
13553
13554
13555
13556
13557
13558
13559
13560
13561
13562
13563
13564
13565
13566
13567
13568
13569
13570
13571
13572
13573
13574
13575
13576
13577
13578
13579
13580
13581
13582
13583
13584
13585
13586
13587
13588
13589
13590
13591
13592
13593
13594
13595
13596
13597
13598
13599
13600
13601
13602
13603
13604
13605
13606
13607
13608
13609
13610
13611
13612
13613
13614
13615
13616
13617
13618
13619
13620
13621
13622
13623
13624
13625
13626
13627
13628
13629
13630
13631
13632
13633
13634
13635
13636
13637
13638
13639
13640
13641
13642
13643
13644
13645
13646
13647
13648
13649
13650
13651
13652
13653
13654
13655
13656
13657
13658
13659
13660
13661
13662
13663
13664
13665
13666
13667
13668
13669
13670
13671
13672
13673
13674
13675
13676
13677
13678
13679
13680
13681
13682
13683
13684
13685
13686
13687
13688
13689
13690
13691
13692
13693
13694
13695
13696
13697
13698
13699
13700
13701
13702
13703
13704
13705
13706
13707
13708
13709
13710
13711
13712
13713
13714
13715
13716
13717
13718
13719
13720
13721
13722
13723
13724
13725
13726
13727
13728
13729
13730
13731
13732
13733
13734
13735
13736
13737
13738
13739
13740
13741
13742
13743
13744
13745
13746
13747
13748
13749
13750
13751
13752
13753
13754
13755
13756
13757
13758
13759
13760
13761
13762
13763
13764
13765
13766
13767
13768
13769
13770
13771
13772
13773
13774
13775
13776
13777
13778
13779
13780
13781
13782
13783
13784
13785
13786
13787
13788
13789
13790
13791
13792
13793
13794
13795
13796
13797
13798
13799
13800
13801
13802
13803
13804
13805
13806
13807
13808
13809
13810
13811
13812
13813
13814
13815
13816
13817
13818
13819
13820
13821
13822
13823
13824
13825
13826
13827
13828
13829
13830
13831
13832
13833
13834
13835
13836
13837
13838
13839
13840
13841
13842
13843
13844
13845
13846
13847
13848
13849
13850
13851
13852
13853
13854
13855
13856
13857
13858
13859
13860
13861
13862
13863
13864
13865
13866
13867
13868
13869
13870
13871
13872
13873
13874
13875
13876
13877
13878
13879
13880
13881
13882
13883
13884
13885
13886
13887
13888
13889
13890
13891
13892
13893
13894
13895
13896
13897
13898
13899
13900
13901
13902
13903
13904
13905
13906
13907
13908
13909
13910
13911
13912
13913
13914
13915
13916
13917
13918
13919
13920
13921
13922
13923
13924
13925
13926
13927
13928
13929
13930
13931
13932
13933
13934
13935
13936
13937
13938
13939
13940
13941
13942
13943
13944
13945
13946
13947
13948
13949
13950
13951
13952
13953
13954
13955
13956
13957
13958
13959
13960
13961
13962
13963
13964
13965
13966
13967
13968
13969
13970
13971
13972
13973
13974
13975
13976
13977
13978
13979
13980
13981
13982
13983
13984
13985
13986
13987
13988
13989
13990
13991
13992
13993
13994
13995
13996
13997
13998
13999
14000
14001
14002
14003
14004
14005
14006
14007
14008
14009
14010
14011
14012
14013
14014
14015
14016
14017
14018
14019
14020
14021
14022
14023
14024
14025
14026
14027
14028
14029
14030
14031
14032
14033
14034
14035
14036
14037
14038
14039
14040
14041
14042
14043
14044
14045
14046
14047
14048
14049
14050
14051
14052
14053
14054
14055
14056
14057
14058
14059
14060
14061
14062
14063
14064
14065
14066
14067
14068
14069
14070
14071
14072
14073
14074
14075
14076
14077
14078
14079
14080
14081
14082
14083
14084
14085
14086
14087
14088
14089
14090
14091
14092
14093
14094
14095
14096
14097
14098
14099
14100
14101
14102
14103
14104
14105
14106
14107
14108
14109
14110
14111
14112
14113
14114
14115
14116
14117
14118
14119
14120
14121
14122
14123
14124
14125
14126
14127
14128
14129
14130
14131
14132
14133
14134
14135
14136
14137
14138
14139
14140
14141
14142
14143
14144
14145
14146
14147
14148
14149
14150
14151
14152
14153
14154
14155
14156
14157
14158
14159
14160
14161
14162
14163
14164
14165
14166
14167
14168
14169
14170
14171
14172
14173
14174
14175
14176
14177
14178
14179
14180
14181
14182
14183
14184
14185
14186
14187
14188
14189
14190
14191
14192
14193
14194
14195
14196
14197
14198
14199
14200
14201
14202
14203
14204
14205
14206
14207
14208
14209
14210
14211
14212
14213
14214
14215
14216
14217
14218
14219
14220
14221
14222
14223
14224
14225
14226
14227
14228
14229
14230
14231
14232
14233
14234
14235
14236
14237
14238
14239
14240
14241
14242
14243
14244
14245
14246
14247
14248
14249
14250
14251
14252
14253
14254
14255
14256
14257
14258
14259
14260
14261
14262
14263
14264
14265
14266
14267
14268
14269
14270
14271
14272
14273
14274
14275
14276
14277
14278
14279
14280
14281
14282
14283
14284
14285
14286
14287
14288
14289
14290
14291
14292
14293
14294
14295
14296
14297
14298
14299
14300
14301
14302
14303
14304
14305
14306
14307
14308
14309
14310
14311
14312
14313
14314
14315
14316
14317
14318
14319
14320
14321
14322
14323
14324
14325
14326
14327
14328
14329
14330
14331
14332
14333
14334
14335
14336
14337
14338
14339
14340
14341
14342
14343
14344
14345
14346
14347
14348
14349
14350
14351
14352
14353
14354
14355
14356
14357
14358
14359
14360
14361
14362
14363
14364
14365
14366
14367
14368
14369
14370
14371
14372
14373
14374
14375
14376
14377
14378
14379
14380
14381
14382
14383
14384
14385
14386
14387
14388
14389
14390
14391
14392
14393
14394
14395
14396
14397
14398
14399
14400
14401
14402
14403
14404
14405
14406
14407
14408
14409
14410
14411
14412
14413
14414
14415
14416
14417
14418
14419
14420
14421
14422
14423
14424
14425
14426
14427
14428
14429
14430
14431
14432
14433
14434
14435
14436
14437
14438
14439
14440
14441
14442
14443
14444
14445
14446
14447
14448
14449
14450
14451
14452
14453
14454
14455
14456
14457
14458
14459
14460
14461
14462
14463
14464
14465
14466
14467
14468
14469
14470
14471
14472
14473
14474
14475
14476
14477
14478
14479
14480
14481
14482
14483
14484
14485
14486
14487
14488
14489
14490
14491
14492
14493
14494
14495
14496
14497
14498
14499
14500
14501
14502
14503
14504
14505
14506
14507
14508
14509
14510
14511
14512
14513
14514
14515
14516
14517
14518
14519
14520
14521
14522
14523
14524
14525
14526
14527
14528
14529
14530
14531
14532
14533
14534
14535
14536
14537
14538
14539
14540
14541
14542
14543
14544
14545
14546
14547
14548
14549
14550
14551
14552
14553
14554
14555
14556
14557
14558
14559
14560
14561
14562
14563
14564
14565
14566
14567
14568
14569
14570
14571
14572
14573
14574
14575
14576
14577
14578
14579
14580
14581
14582
14583
14584
14585
14586
14587
14588
14589
14590
14591
14592
14593
14594
14595
14596
14597
14598
14599
14600
14601
14602
14603
14604
14605
14606
14607
14608
14609
14610
14611
14612
14613
14614
14615
14616
14617
14618
14619
14620
14621
14622
14623
14624
14625
14626
14627
14628
14629
14630
14631
14632
14633
14634
14635
14636
14637
14638
14639
14640
14641
14642
14643
14644
14645
14646
14647
14648
14649
14650
14651
14652
14653
14654
14655
14656
14657
14658
14659
14660
14661
14662
14663
14664
14665
14666
14667
14668
14669
14670
14671
14672
14673
14674
14675
14676
14677
14678
14679
14680
14681
14682
14683
14684
14685
14686
14687
14688
14689
14690
14691
14692
14693
14694
14695
14696
14697
14698
14699
14700
14701
14702
14703
14704
14705
14706
14707
14708
14709
14710
14711
14712
14713
14714
14715
14716
14717
14718
14719
14720
14721
14722
14723
14724
14725
14726
14727
14728
14729
14730
14731
14732
14733
14734
14735
14736
14737
14738
14739
14740
14741
14742
14743
14744
14745
14746
14747
14748
14749
14750
14751
14752
14753
14754
14755
14756
14757
14758
14759
14760
14761
14762
14763
14764
14765
14766
14767
14768
14769
14770
14771
14772
14773
14774
14775
14776
14777
14778
14779
14780
14781
14782
14783
14784
14785
14786
14787
14788
14789
14790
14791
14792
14793
14794
14795
14796
14797
14798
14799
14800
14801
14802
14803
14804
14805
14806
14807
14808
14809
14810
14811
14812
14813
14814
14815
14816
14817
14818
14819
14820
14821
14822
14823
14824
14825
14826
14827
14828
14829
14830
14831
14832
14833
14834
14835
14836
14837
14838
14839
14840
14841
14842
14843
14844
14845
14846
14847
14848
14849
14850
14851
14852
14853
14854
14855
14856
14857
14858
14859
14860
14861
14862
14863
14864
14865
14866
14867
14868
14869
14870
14871
14872
14873
14874
14875
14876
14877
14878
14879
14880
14881
14882
14883
14884
14885
14886
14887
14888
14889
14890
14891
14892
14893
14894
14895
14896
14897
14898
14899
14900
14901
14902
14903
14904
14905
14906
14907
14908
14909
14910
14911
14912
14913
14914
14915
14916
14917
14918
14919
14920
14921
14922
14923
14924
14925
14926
14927
14928
14929
14930
14931
14932
14933
14934
14935
14936
14937
14938
14939
14940
14941
14942
14943
14944
14945
14946
14947
14948
14949
14950
14951
14952
14953
14954
14955
14956
14957
14958
14959
14960
14961
14962
14963
14964
14965
14966
14967
14968
14969
14970
14971
14972
14973
14974
14975
14976
14977
14978
14979
14980
14981
14982
14983
14984
14985
14986
14987
14988
14989
14990
14991
14992
14993
14994
14995
14996
14997
14998
14999
15000
15001
15002
15003
15004
15005
15006
15007
15008
15009
15010
15011
15012
15013
15014
15015
15016
15017
15018
15019
15020
15021
15022
15023
15024
15025
15026
15027
15028
15029
15030
15031
15032
15033
15034
15035
15036
15037
15038
15039
15040
15041
15042
15043
15044
15045
15046
15047
15048
15049
15050
15051
15052
15053
15054
15055
15056
15057
15058
15059
15060
15061
15062
15063
15064
15065
15066
15067
15068
15069
15070
15071
15072
15073
15074
15075
15076
15077
15078
15079
15080
15081
15082
15083
15084
15085
15086
15087
15088
15089
15090
15091
15092
15093
15094
15095
15096
15097
15098
15099
15100
15101
15102
15103
15104
15105
15106
15107
15108
15109
15110
15111
15112
15113
15114
15115
15116
15117
15118
15119
15120
15121
15122
15123
15124
15125
15126
15127
15128
15129
15130
15131
15132
15133
15134
15135
15136
15137
15138
15139
15140
15141
15142
15143
15144
15145
15146
15147
15148
15149
15150
15151
15152
15153
15154
15155
15156
15157
15158
15159
15160
15161
15162
15163
15164
15165
15166
15167
15168
15169
15170
15171
15172
15173
15174
15175
15176
15177
15178
15179
15180
15181
15182
15183
15184
15185
15186
15187
15188
15189
15190
15191
15192
15193
15194
15195
15196
15197
15198
15199
15200
15201
15202
15203
15204
15205
15206
15207
15208
15209
15210
15211
15212
15213
15214
15215
15216
15217
15218
15219
15220
15221
15222
15223
15224
15225
15226
15227
15228
15229
15230
15231
15232
15233
15234
15235
15236
15237
15238
15239
15240
15241
15242
15243
15244
15245
15246
15247
15248
15249
15250
15251
15252
15253
15254
15255
15256
15257
15258
15259
15260
15261
15262
15263
15264
15265
15266
15267
15268
15269
15270
15271
15272
15273
15274
15275
15276
15277
15278
15279
15280
15281
15282
15283
15284
15285
15286
15287
15288
15289
15290
15291
15292
15293
15294
15295
15296
15297
15298
15299
15300
15301
15302
15303
15304
15305
15306
15307
15308
15309
15310
15311
15312
15313
15314
15315
15316
15317
15318
15319
15320
15321
15322
15323
15324
15325
15326
15327
15328
15329
15330
15331
15332
15333
15334
15335
15336
15337
15338
15339
15340
15341
15342
15343
15344
15345
15346
15347
15348
15349
15350
15351
15352
15353
15354
15355
15356
15357
15358
15359
15360
15361
15362
15363
15364
15365
15366
15367
15368
15369
15370
15371
15372
15373
15374
15375
15376
15377
15378
15379
15380
15381
15382
15383
15384
15385
15386
15387
15388
15389
15390
15391
15392
15393
15394
15395
15396
15397
15398
15399
15400
15401
15402
15403
15404
15405
15406
15407
15408
15409
15410
15411
15412
15413
15414
15415
15416
15417
15418
15419
15420
15421
15422
15423
15424
15425
15426
15427
15428
15429
15430
15431
15432
15433
15434
15435
15436
15437
15438
15439
15440
15441
15442
15443
15444
15445
15446
15447
15448
15449
15450
15451
15452
15453
15454
15455
15456
15457
15458
15459
15460
15461
15462
15463
15464
15465
15466
15467
15468
15469
15470
15471
15472
15473
15474
15475
15476
15477
15478
15479
15480
15481
15482
15483
15484
15485
15486
15487
15488
15489
15490
15491
15492
15493
15494
15495
15496
15497
15498
15499
15500
15501
15502
15503
15504
15505
15506
15507
15508
15509
15510
15511
15512
15513
15514
15515
15516
15517
15518
15519
15520
15521
15522
15523
15524
15525
15526
15527
15528
15529
15530
15531
15532
15533
15534
15535
15536
15537
15538
15539
15540
15541
15542
15543
15544
15545
15546
15547
15548
15549
15550
15551
15552
15553
15554
15555
15556
15557
15558
15559
15560
15561
15562
15563
15564
15565
15566
15567
15568
15569
15570
15571
15572
15573
15574
15575
15576
15577
15578
15579
15580
15581
15582
15583
15584
15585
15586
15587
15588
15589
15590
15591
15592
15593
15594
15595
15596
15597
15598
15599
15600
15601
15602
15603
15604
15605
15606
15607
15608
15609
15610
15611
15612
15613
15614
15615
15616
15617
15618
15619
15620
15621
15622
15623
15624
15625
15626
15627
15628
15629
15630
15631
15632
15633
15634
15635
15636
15637
15638
15639
15640
15641
15642
15643
15644
15645
15646
15647
15648
15649
15650
15651
15652
15653
15654
15655
15656
15657
15658
15659
15660
15661
15662
15663
15664
15665
15666
15667
15668
15669
15670
15671
15672
15673
15674
15675
15676
15677
15678
15679
15680
15681
15682
15683
15684
15685
15686
15687
15688
15689
15690
15691
15692
15693
15694
15695
15696
15697
15698
15699
15700
15701
15702
15703
15704
15705
15706
15707
15708
15709
15710
15711
15712
15713
15714
15715
15716
15717
15718
15719
15720
15721
15722
15723
15724
15725
15726
15727
15728
15729
15730
15731
15732
15733
15734
15735
15736
15737
15738
15739
15740
15741
15742
15743
15744
15745
15746
15747
15748
15749
15750
15751
15752
15753
15754
15755
15756
15757
15758
15759
15760
15761
15762
15763
15764
15765
15766
15767
15768
15769
15770
15771
15772
15773
15774
15775
15776
15777
15778
15779
15780
15781
15782
15783
15784
15785
15786
15787
15788
15789
15790
15791
15792
15793
15794
15795
15796
15797
15798
15799
15800
15801
15802
15803
15804
15805
15806
15807
15808
15809
15810
15811
15812
15813
15814
15815
15816
15817
15818
15819
15820
15821
15822
15823
15824
15825
15826
15827
15828
15829
15830
15831
15832
15833
15834
15835
15836
15837
15838
15839
15840
15841
15842
15843
15844
15845
15846
15847
15848
15849
15850
15851
15852
15853
15854
15855
15856
15857
15858
15859
15860
15861
15862
15863
15864
15865
15866
15867
15868
15869
15870
15871
15872
15873
15874
15875
15876
15877
15878
15879
15880
15881
15882
15883
15884
15885
15886
15887
15888
15889
15890
15891
15892
15893
15894
15895
15896
15897
15898
15899
15900
15901
15902
15903
15904
15905
15906
15907
15908
15909
15910
15911
15912
15913
15914
15915
15916
15917
15918
15919
15920
15921
15922
15923
15924
15925
15926
15927
15928
15929
15930
15931
15932
15933
15934
15935
15936
15937
15938
15939
15940
15941
15942
15943
15944
15945
15946
15947
15948
15949
15950
15951
15952
15953
15954
15955
15956
15957
15958
15959
15960
15961
15962
15963
15964
15965
15966
15967
15968
15969
15970
15971
15972
15973
15974
15975
15976
15977
15978
15979
15980
15981
15982
15983
15984
15985
15986
15987
15988
15989
15990
15991
15992
15993
15994
15995
15996
15997
15998
15999
16000
16001
16002
16003
16004
16005
16006
16007
16008
16009
16010
16011
16012
16013
16014
16015
16016
16017
16018
16019
16020
16021
16022
16023
16024
16025
16026
16027
16028
16029
16030
16031
16032
16033
16034
16035
16036
16037
16038
16039
16040
16041
16042
16043
16044
16045
16046
16047
16048
16049
16050
16051
16052
16053
16054
16055
16056
16057
16058
16059
16060
16061
16062
16063
16064
16065
16066
16067
16068
16069
16070
16071
16072
16073
16074
16075
16076
16077
16078
16079
16080
16081
16082
16083
16084
16085
16086
16087
16088
16089
16090
16091
16092
16093
16094
16095
16096
16097
16098
16099
16100
16101
16102
16103
16104
16105
16106
16107
16108
16109
16110
16111
16112
16113
16114
16115
16116
16117
16118
16119
16120
16121
16122
16123
16124
16125
16126
16127
16128
16129
16130
16131
16132
16133
16134
16135
16136
16137
16138
16139
16140
16141
16142
16143
16144
16145
16146
16147
16148
16149
16150
16151
16152
16153
16154
16155
16156
16157
16158
16159
16160
16161
16162
16163
16164
16165
16166
16167
16168
16169
16170
16171
16172
16173
16174
16175
16176
16177
16178
16179
16180
16181
16182
16183
16184
16185
16186
16187
16188
16189
16190
16191
16192
16193
16194
16195
16196
16197
16198
16199
16200
16201
16202
16203
16204
16205
16206
16207
16208
16209
16210
16211
16212
16213
16214
16215
16216
16217
16218
16219
16220
16221
16222
16223
16224
16225
16226
16227
16228
16229
16230
16231
16232
16233
16234
16235
16236
16237
16238
16239
16240
16241
16242
16243
16244
16245
16246
16247
16248
16249
16250
16251
16252
16253
16254
16255
16256
16257
16258
16259
16260
16261
16262
16263
16264
16265
16266
16267
16268
16269
16270
16271
16272
16273
16274
16275
16276
16277
16278
16279
16280
16281
16282
16283
16284
16285
16286
16287
16288
16289
16290
16291
16292
16293
16294
16295
16296
16297
16298
16299
16300
16301
16302
16303
16304
16305
16306
16307
16308
16309
16310
16311
16312
16313
16314
16315
16316
16317
16318
16319
16320
16321
16322
16323
16324
16325
16326
16327
16328
16329
16330
16331
16332
16333
16334
16335
16336
16337
16338
16339
16340
16341
16342
16343
16344
16345
16346
16347
16348
16349
16350
16351
16352
16353
16354
16355
16356
16357
16358
16359
16360
16361
16362
16363
16364
16365
16366
16367
16368
16369
16370
16371
16372
16373
16374
16375
16376
16377
16378
16379
16380
16381
16382
16383
16384
16385
16386
16387
16388
16389
16390
16391
16392
16393
16394
16395
16396
16397
16398
16399
16400
16401
16402
16403
16404
16405
16406
16407
16408
16409
16410
16411
16412
16413
16414
16415
16416
16417
16418
16419
16420
16421
16422
16423
16424
16425
16426
16427
16428
16429
16430
16431
16432
16433
16434
16435
16436
16437
16438
16439
16440
16441
16442
16443
16444
16445
16446
16447
16448
16449
16450
16451
16452
16453
16454
16455
16456
16457
16458
16459
16460
16461
16462
16463
16464
16465
16466
16467
16468
16469
16470
16471
16472
16473
16474
16475
16476
16477
16478
16479
16480
16481
16482
16483
16484
16485
16486
16487
16488
16489
16490
16491
16492
16493
16494
16495
16496
16497
16498
16499
16500
16501
16502
16503
16504
16505
16506
16507
16508
16509
16510
16511
16512
16513
16514
16515
16516
16517
16518
16519
16520
16521
16522
16523
16524
16525
16526
16527
16528
16529
16530
16531
16532
16533
16534
16535
16536
16537
16538
16539
16540
16541
16542
16543
16544
16545
16546
16547
16548
16549
16550
16551
16552
16553
16554
16555
16556
16557
16558
16559
16560
16561
16562
16563
16564
16565
16566
16567
16568
16569
16570
16571
16572
16573
16574
16575
16576
16577
16578
16579
16580
16581
16582
16583
16584
16585
16586
16587
16588
16589
16590
16591
16592
16593
16594
16595
16596
16597
16598
16599
16600
16601
16602
16603
16604
16605
16606
16607
16608
16609
16610
16611
16612
16613
16614
16615
16616
16617
16618
16619
16620
16621
16622
16623
16624
16625
16626
16627
16628
16629
16630
16631
16632
16633
16634
16635
16636
16637
16638
16639
16640
16641
16642
16643
16644
16645
16646
16647
16648
16649
16650
16651
16652
16653
16654
16655
16656
16657
16658
16659
16660
16661
16662
16663
16664
16665
16666
16667
16668
16669
16670
16671
16672
16673
16674
16675
16676
16677
16678
16679
16680
16681
16682
16683
16684
16685
16686
16687
16688
16689
16690
16691
16692
16693
16694
16695
16696
16697
16698
16699
16700
16701
16702
16703
16704
16705
16706
16707
16708
16709
16710
16711
16712
16713
16714
16715
16716
16717
16718
16719
16720
16721
16722
16723
16724
16725
16726
16727
16728
16729
16730
16731
16732
16733
16734
16735
16736
16737
16738
16739
16740
16741
16742
16743
16744
16745
16746
16747
16748
16749
16750
16751
16752
16753
16754
16755
16756
16757
16758
16759
16760
16761
16762
16763
16764
16765
16766
16767
16768
16769
16770
16771
16772
16773
16774
16775
16776
16777
16778
16779
16780
16781
16782
16783
16784
16785
16786
16787
16788
16789
16790
16791
16792
16793
16794
16795
16796
16797
16798
16799
16800
16801
16802
16803
16804
16805
16806
16807
16808
16809
16810
16811
16812
16813
16814
16815
16816
16817
16818
16819
16820
16821
16822
16823
16824
16825
16826
16827
16828
16829
16830
16831
16832
16833
16834
16835
16836
16837
16838
16839
16840
16841
16842
16843
16844
16845
16846
16847
16848
16849
16850
16851
16852
16853
16854
16855
16856
16857
16858
16859
16860
16861
16862
16863
16864
16865
16866
16867
16868
16869
16870
16871
16872
16873
16874
16875
16876
16877
16878
16879
16880
16881
16882
16883
16884
16885
16886
16887
16888
16889
16890
16891
16892
16893
16894
16895
16896
16897
16898
16899
16900
16901
16902
16903
16904
16905
16906
16907
16908
16909
16910
16911
16912
16913
16914
16915
16916
16917
16918
16919
16920
16921
16922
16923
16924
16925
16926
16927
16928
16929
16930
16931
16932
16933
16934
16935
16936
16937
16938
16939
16940
16941
16942
16943
16944
16945
16946
16947
16948
16949
16950
16951
16952
16953
16954
16955
16956
16957
16958
16959
16960
16961
16962
16963
16964
16965
16966
16967
16968
16969
16970
16971
16972
16973
16974
16975
16976
16977
16978
16979
16980
16981
16982
16983
16984
16985
16986
16987
16988
16989
16990
16991
16992
16993
16994
16995
16996
16997
16998
16999
17000
17001
17002
17003
17004
17005
17006
17007
17008
17009
17010
17011
17012
17013
17014
17015
17016
17017
17018
17019
17020
17021
17022
17023
17024
17025
17026
17027
17028
17029
17030
17031
17032
17033
17034
17035
17036
17037
17038
17039
17040
17041
17042
17043
17044
17045
17046
17047
17048
17049
17050
17051
17052
17053
17054
17055
17056
17057
17058
17059
17060
17061
17062
17063
17064
17065
17066
17067
17068
17069
17070
17071
17072
17073
17074
17075
17076
17077
17078
17079
17080
17081
17082
17083
17084
17085
17086
17087
17088
17089
17090
17091
17092
17093
17094
17095
17096
17097
17098
17099
17100
17101
17102
17103
17104
17105
17106
17107
17108
17109
17110
17111
17112
17113
17114
17115
17116
17117
17118
17119
17120
17121
17122
17123
17124
17125
17126
17127
17128
17129
17130
17131
17132
17133
17134
17135
17136
17137
17138
17139
17140
17141
17142
17143
17144
17145
17146
17147
17148
17149
17150
17151
17152
17153
17154
17155
17156
17157
17158
17159
17160
17161
17162
17163
17164
17165
17166
17167
17168
17169
17170
17171
17172
17173
17174
17175
17176
17177
17178
17179
17180
17181
17182
17183
17184
17185
17186
17187
17188
17189
17190
17191
17192
17193
17194
17195
17196
17197
17198
17199
17200
17201
17202
17203
17204
17205
17206
17207
17208
17209
17210
17211
17212
17213
17214
17215
17216
17217
17218
17219
17220
17221
17222
17223
17224
17225
17226
17227
17228
17229
17230
17231
17232
17233
17234
17235
17236
17237
17238
17239
17240
17241
17242
17243
17244
17245
17246
17247
17248
17249
17250
17251
17252
17253
17254
17255
17256
17257
17258
17259
17260
17261
17262
17263
17264
17265
17266
17267
17268
17269
17270
17271
17272
17273
17274
17275
17276
17277
17278
17279
17280
17281
17282
17283
17284
17285
17286
17287
17288
17289
17290
17291
17292
17293
17294
17295
17296
17297
17298
17299
17300
17301
17302
17303
17304
17305
17306
17307
17308
17309
17310
17311
17312
17313
17314
17315
17316
17317
17318
17319
17320
17321
17322
17323
17324
17325
17326
17327
17328
17329
17330
17331
17332
17333
17334
17335
17336
17337
17338
17339
17340
17341
17342
17343
17344
17345
17346
17347
17348
17349
17350
17351
17352
17353
17354
17355
17356
17357
17358
17359
17360
17361
17362
17363
17364
17365
17366
17367
17368
17369
17370
17371
17372
17373
17374
17375
17376
17377
17378
17379
17380
17381
17382
17383
17384
17385
17386
17387
17388
17389
17390
17391
17392
17393
17394
17395
17396
17397
17398
17399
17400
17401
17402
17403
17404
17405
17406
17407
17408
17409
17410
17411
17412
17413
17414
17415
17416
17417
17418
17419
17420
17421
17422
17423
17424
17425
17426
17427
17428
17429
17430
17431
17432
17433
17434
17435
17436
17437
17438
17439
17440
17441
17442
17443
17444
17445
17446
17447
17448
17449
17450
17451
17452
17453
17454
17455
17456
17457
17458
17459
17460
17461
17462
17463
17464
17465
17466
17467
17468
17469
17470
17471
17472
17473
17474
17475
17476
17477
17478
17479
17480
17481
17482
17483
17484
17485
17486
17487
17488
17489
17490
17491
17492
17493
17494
17495
17496
17497
17498
17499
17500
17501
17502
17503
17504
17505
17506
17507
17508
17509
17510
17511
17512
17513
17514
17515
17516
17517
17518
17519
17520
17521
17522
17523
17524
17525
17526
17527
17528
17529
17530
17531
17532
17533
17534
17535
17536
17537
17538
17539
17540
17541
17542
17543
17544
17545
17546
17547
17548
17549
17550
17551
17552
17553
17554
17555
17556
17557
17558
17559
17560
17561
17562
17563
17564
17565
17566
17567
17568
17569
17570
17571
17572
17573
17574
17575
17576
17577
17578
17579
17580
17581
17582
17583
17584
17585
17586
17587
17588
17589
17590
17591
17592
17593
17594
17595
17596
17597
17598
17599
17600
17601
17602
17603
17604
17605
17606
17607
17608
17609
17610
17611
17612
17613
17614
17615
17616
17617
17618
17619
17620
17621
17622
17623
17624
17625
17626
17627
17628
17629
17630
17631
17632
17633
17634
17635
17636
17637
17638
17639
17640
17641
17642
17643
17644
17645
17646
17647
17648
17649
17650
17651
17652
17653
17654
17655
17656
17657
17658
17659
17660
17661
17662
17663
17664
17665
17666
17667
17668
17669
17670
17671
17672
17673
17674
17675
17676
17677
17678
17679
17680
17681
17682
17683
17684
17685
17686
17687
17688
17689
17690
17691
17692
17693
17694
17695
17696
17697
17698
17699
17700
17701
17702
17703
17704
17705
17706
17707
17708
17709
17710
17711
17712
17713
17714
17715
17716
17717
17718
17719
17720
17721
17722
17723
17724
17725
17726
17727
17728
17729
17730
17731
17732
17733
17734
17735
17736
17737
17738
17739
17740
17741
17742
17743
17744
17745
17746
17747
17748
17749
17750
17751
17752
17753
17754
17755
17756
17757
17758
17759
17760
17761
17762
17763
17764
17765
17766
17767
17768
17769
17770
17771
17772
17773
17774
17775
17776
17777
17778
17779
17780
17781
17782
17783
17784
17785
17786
17787
17788
17789
17790
17791
17792
17793
17794
17795
17796
17797
17798
17799
17800
17801
17802
17803
17804
17805
17806
17807
17808
17809
17810
17811
17812
17813
17814
17815
17816
17817
17818
17819
17820
17821
17822
17823
17824
17825
17826
17827
17828
17829
17830
17831
17832
17833
17834
17835
17836
17837
17838
17839
17840
17841
17842
17843
17844
17845
17846
17847
17848
17849
17850
17851
17852
17853
17854
17855
17856
17857
17858
17859
17860
17861
17862
17863
17864
17865
17866
17867
17868
17869
17870
17871
17872
17873
17874
17875
17876
17877
17878
17879
17880
17881
17882
17883
17884
17885
17886
17887
17888
17889
17890
17891
17892
17893
17894
17895
17896
17897
17898
17899
17900
17901
17902
17903
17904
17905
17906
17907
17908
17909
17910
17911
17912
17913
17914
17915
17916
17917
17918
17919
17920
17921
17922
17923
17924
17925
17926
17927
17928
17929
17930
17931
17932
17933
17934
17935
17936
17937
17938
17939
17940
17941
17942
17943
17944
17945
17946
17947
17948
17949
17950
17951
17952
17953
17954
17955
17956
17957
17958
17959
17960
17961
17962
17963
17964
17965
17966
17967
17968
17969
17970
17971
17972
17973
17974
17975
17976
17977
17978
17979
17980
17981
17982
17983
17984
17985
17986
17987
17988
17989
17990
17991
17992
17993
17994
17995
17996
17997
17998
17999
18000
18001
18002
18003
18004
18005
18006
18007
18008
18009
18010
18011
18012
18013
18014
18015
18016
18017
18018
18019
18020
18021
18022
18023
18024
18025
18026
18027
18028
18029
18030
18031
18032
18033
18034
18035
18036
18037
18038
18039
18040
18041
18042
18043
18044
18045
18046
18047
18048
18049
18050
18051
18052
18053
18054
18055
18056
18057
18058
18059
18060
18061
18062
18063
18064
18065
18066
18067
18068
18069
18070
18071
18072
18073
18074
18075
18076
18077
18078
18079
18080
18081
18082
18083
18084
18085
18086
18087
18088
18089
18090
18091
18092
18093
18094
18095
18096
18097
18098
18099
18100
18101
18102
18103
18104
18105
18106
18107
18108
18109
18110
18111
18112
18113
18114
18115
18116
18117
18118
18119
18120
18121
18122
18123
18124
18125
18126
18127
18128
18129
18130
18131
18132
18133
18134
18135
18136
18137
18138
18139
18140
18141
18142
18143
18144
18145
18146
18147
18148
18149
18150
18151
18152
18153
18154
18155
18156
18157
18158
18159
18160
18161
18162
18163
18164
18165
18166
18167
18168
18169
18170
18171
18172
18173
18174
18175
18176
18177
18178
18179
18180
18181
18182
18183
18184
18185
18186
18187
18188
18189
18190
18191
18192
18193
18194
18195
18196
18197
18198
18199
18200
18201
18202
18203
18204
18205
18206
18207
18208
18209
18210
18211
18212
18213
18214
18215
18216
18217
18218
18219
18220
18221
18222
18223
18224
18225
18226
18227
18228
18229
18230
18231
18232
18233
18234
18235
18236
18237
18238
18239
18240
18241
18242
18243
18244
18245
18246
18247
18248
18249
18250
18251
18252
18253
18254
18255
18256
18257
18258
18259
18260
18261
18262
18263
18264
18265
18266
18267
18268
18269
18270
18271
18272
18273
18274
18275
18276
18277
18278
18279
18280
18281
18282
18283
18284
18285
18286
18287
18288
18289
18290
18291
18292
18293
18294
18295
18296
18297
18298
18299
18300
18301
18302
18303
18304
18305
18306
18307
18308
18309
18310
18311
18312
18313
18314
18315
18316
18317
18318
18319
18320
18321
18322
18323
18324
18325
18326
18327
18328
18329
18330
18331
18332
18333
18334
18335
18336
18337
18338
18339
18340
18341
18342
18343
18344
18345
18346
18347
18348
18349
18350
18351
18352
18353
18354
18355
18356
18357
18358
18359
18360
18361
18362
18363
18364
18365
18366
18367
18368
18369
18370
18371
18372
18373
18374
18375
18376
18377
18378
18379
18380
18381
18382
18383
18384
18385
18386
18387
18388
18389
18390
18391
18392
18393
18394
18395
18396
18397
18398
18399
18400
18401
18402
18403
18404
18405
18406
18407
18408
18409
18410
18411
18412
18413
18414
18415
18416
18417
18418
18419
18420
18421
18422
18423
18424
18425
18426
18427
18428
18429
18430
18431
18432
18433
18434
18435
18436
18437
18438
18439
18440
18441
18442
18443
18444
18445
18446
18447
18448
18449
18450
18451
18452
18453
18454
18455
18456
18457
18458
18459
18460
18461
18462
18463
18464
18465
18466
18467
18468
18469
18470
18471
18472
18473
18474
18475
18476
18477
18478
18479
18480
18481
18482
18483
18484
18485
18486
18487
18488
18489
18490
18491
18492
18493
18494
18495
18496
18497
18498
18499
18500
18501
18502
18503
18504
18505
18506
18507
18508
18509
18510
18511
18512
18513
18514
18515
18516
18517
18518
18519
18520
18521
18522
18523
18524
18525
18526
18527
18528
18529
18530
18531
18532
18533
18534
18535
18536
18537
18538
18539
18540
18541
18542
18543
18544
18545
18546
18547
18548
18549
18550
18551
18552
18553
18554
18555
18556
18557
18558
18559
18560
18561
18562
18563
18564
18565
18566
18567
18568
18569
18570
18571
18572
18573
18574
18575
18576
18577
18578
18579
18580
18581
18582
18583
18584
18585
18586
18587
18588
18589
18590
18591
18592
18593
18594
18595
18596
18597
18598
18599
18600
18601
18602
18603
18604
18605
18606
18607
18608
18609
18610
18611
18612
18613
18614
18615
18616
18617
18618
18619
18620
18621
18622
18623
18624
18625
18626
18627
18628
18629
18630
18631
18632
18633
18634
18635
18636
18637
18638
18639
18640
18641
18642
18643
18644
18645
18646
18647
18648
18649
18650
18651
18652
18653
18654
18655
18656
18657
18658
18659
18660
18661
18662
18663
18664
18665
18666
18667
18668
18669
18670
18671
18672
18673
18674
18675
18676
18677
18678
18679
18680
18681
18682
18683
18684
18685
18686
18687
18688
18689
18690
18691
18692
18693
18694
18695
18696
18697
18698
18699
18700
18701
18702
18703
18704
18705
18706
18707
18708
18709
18710
18711
18712
18713
18714
18715
18716
18717
18718
18719
18720
18721
18722
18723
18724
18725
18726
18727
18728
18729
18730
18731
18732
18733
18734
18735
18736
18737
18738
18739
18740
18741
18742
18743
18744
18745
18746
18747
18748
18749
18750
18751
18752
18753
18754
18755
18756
18757
18758
18759
18760
18761
18762
18763
18764
18765
18766
18767
18768
18769
18770
18771
18772
18773
18774
18775
18776
18777
18778
18779
18780
18781
18782
18783
18784
18785
18786
18787
18788
18789
18790
18791
18792
18793
18794
18795
18796
18797
18798
18799
18800
18801
18802
18803
18804
18805
18806
18807
18808
18809
18810
18811
18812
18813
18814
18815
18816
18817
18818
18819
18820
18821
18822
18823
18824
18825
18826
18827
18828
18829
18830
18831
18832
18833
18834
18835
18836
18837
18838
18839
18840
18841
18842
18843
18844
18845
18846
18847
18848
18849
18850
18851
18852
18853
18854
18855
18856
18857
18858
18859
18860
18861
18862
18863
18864
18865
18866
18867
18868
18869
18870
18871
18872
18873
18874
18875
18876
18877
18878
18879
18880
18881
18882
18883
18884
18885
18886
18887
18888
18889
18890
18891
18892
18893
18894
18895
18896
18897
18898
18899
18900
18901
18902
18903
18904
18905
18906
18907
18908
18909
18910
18911
18912
18913
18914
18915
18916
18917
18918
18919
18920
18921
18922
18923
18924
18925
18926
18927
18928
18929
18930
18931
18932
18933
18934
18935
18936
18937
18938
18939
18940
18941
18942
18943
18944
18945
18946
18947
18948
18949
18950
18951
18952
18953
18954
18955
18956
18957
18958
18959
18960
18961
18962
18963
18964
18965
18966
18967
18968
18969
18970
18971
18972
18973
18974
18975
18976
18977
18978
18979
18980
18981
18982
18983
18984
18985
18986
18987
18988
18989
18990
18991
18992
18993
18994
18995
18996
18997
18998
18999
19000
19001
19002
19003
19004
19005
19006
19007
19008
19009
19010
19011
19012
19013
19014
19015
19016
19017
19018
19019
19020
19021
19022
19023
19024
19025
19026
19027
19028
19029
19030
19031
19032
19033
19034
19035
19036
19037
19038
19039
19040
19041
19042
19043
19044
19045
19046
19047
19048
19049
19050
19051
19052
19053
19054
19055
19056
19057
19058
19059
19060
19061
19062
19063
19064
19065
19066
19067
19068
19069
19070
19071
19072
19073
19074
19075
19076
19077
19078
19079
19080
19081
19082
19083
19084
19085
19086
19087
19088
19089
19090
19091
19092
19093
19094
19095
19096
19097
19098
19099
19100
19101
19102
19103
19104
19105
19106
19107
19108
19109
19110
19111
19112
19113
19114
19115
19116
19117
19118
19119
19120
19121
19122
19123
19124
19125
19126
19127
19128
19129
19130
19131
19132
19133
19134
19135
19136
19137
19138
19139
19140
19141
19142
19143
19144
19145
19146
19147
19148
19149
19150
19151
19152
19153
19154
19155
19156
19157
19158
19159
19160
19161
19162
19163
19164
19165
19166
19167
19168
19169
19170
19171
19172
19173
19174
19175
19176
19177
19178
19179
19180
19181
19182
19183
19184
19185
19186
19187
19188
19189
19190
19191
19192
19193
19194
19195
19196
19197
19198
19199
19200
19201
19202
19203
19204
19205
19206
19207
19208
19209
19210
19211
19212
19213
19214
19215
19216
19217
19218
19219
19220
19221
19222
19223
19224
19225
19226
19227
19228
19229
19230
19231
19232
19233
19234
19235
19236
19237
19238
19239
19240
19241
19242
19243
19244
19245
19246
19247
19248
19249
19250
19251
19252
19253
19254
19255
19256
19257
19258
19259
19260
19261
19262
19263
19264
19265
19266
19267
19268
19269
19270
19271
19272
19273
19274
19275
19276
19277
19278
19279
19280
19281
19282
19283
19284
19285
19286
19287
19288
19289
19290
19291
19292
19293
19294
19295
19296
19297
19298
19299
19300
19301
19302
19303
19304
19305
19306
19307
19308
19309
19310
19311
19312
19313
19314
19315
19316
19317
19318
19319
19320
19321
19322
19323
19324
19325
19326
19327
19328
19329
19330
19331
19332
19333
19334
19335
19336
19337
19338
19339
19340
19341
19342
19343
19344
19345
19346
19347
19348
19349
19350
19351
19352
19353
19354
19355
19356
19357
19358
19359
19360
19361
19362
19363
19364
19365
19366
19367
19368
19369
19370
19371
19372
19373
19374
19375
19376
19377
19378
19379
19380
19381
19382
19383
19384
19385
19386
19387
19388
19389
19390
19391
19392
19393
19394
19395
19396
19397
19398
19399
19400
19401
19402
19403
19404
19405
19406
19407
19408
19409
19410
19411
19412
19413
19414
19415
19416
19417
19418
19419
19420
19421
19422
19423
19424
19425
19426
19427
19428
19429
19430
19431
19432
19433
19434
19435
19436
19437
19438
19439
19440
19441
19442
19443
19444
19445
19446
19447
19448
19449
19450
19451
19452
19453
19454
19455
19456
19457
19458
19459
19460
19461
19462
19463
19464
19465
19466
19467
19468
19469
19470
19471
19472
19473
19474
19475
19476
19477
19478
19479
19480
19481
19482
19483
19484
19485
19486
19487
19488
19489
19490
19491
19492
19493
19494
19495
19496
19497
19498
19499
19500
19501
19502
19503
19504
19505
19506
19507
19508
19509
19510
19511
19512
19513
19514
19515
19516
19517
19518
19519
19520
19521
19522
19523
19524
19525
19526
19527
19528
19529
19530
19531
19532
19533
19534
19535
19536
19537
19538
19539
19540
19541
19542
19543
19544
19545
19546
19547
19548
19549
19550
19551
19552
19553
19554
19555
19556
19557
19558
19559
19560
19561
19562
19563
19564
19565
19566
19567
19568
19569
19570
19571
19572
19573
19574
19575
19576
19577
19578
19579
19580
19581
19582
19583
19584
19585
19586
19587
19588
19589
19590
19591
19592
19593
19594
19595
19596
19597
19598
19599
19600
19601
19602
19603
19604
19605
19606
19607
19608
19609
19610
19611
19612
19613
19614
19615
19616
19617
19618
19619
19620
19621
19622
19623
19624
19625
19626
19627
19628
19629
19630
19631
19632
19633
19634
19635
19636
19637
19638
19639
19640
19641
19642
19643
19644
19645
19646
19647
19648
19649
19650
19651
19652
19653
19654
19655
19656
19657
19658
19659
19660
19661
19662
19663
19664
19665
19666
19667
19668
19669
19670
19671
19672
19673
19674
19675
19676
19677
19678
19679
19680
19681
19682
19683
19684
19685
19686
19687
19688
19689
19690
19691
19692
19693
19694
19695
19696
19697
19698
19699
19700
19701
19702
19703
19704
19705
19706
19707
19708
19709
19710
19711
19712
19713
19714
19715
19716
19717
19718
19719
19720
19721
19722
19723
19724
19725
19726
19727
19728
19729
19730
19731
19732
19733
19734
19735
19736
19737
19738
19739
19740
19741
19742
19743
19744
19745
19746
19747
19748
19749
19750
19751
19752
19753
19754
19755
19756
19757
19758
19759
19760
19761
19762
19763
19764
19765
19766
19767
19768
19769
19770
19771
19772
19773
19774
19775
19776
19777
19778
19779
19780
19781
19782
19783
19784
19785
19786
19787
19788
19789
19790
19791
19792
19793
19794
19795
19796
19797
19798
19799
19800
19801
19802
19803
19804
19805
19806
19807
19808
19809
19810
19811
19812
19813
19814
19815
19816
19817
19818
19819
19820
19821
19822
19823
19824
19825
19826
19827
19828
19829
19830
19831
19832
19833
19834
19835
19836
19837
19838
19839
19840
19841
19842
19843
19844
19845
19846
19847
19848
19849
19850
19851
19852
19853
19854
19855
19856
19857
19858
19859
19860
19861
19862
19863
19864
19865
19866
19867
19868
19869
19870
19871
19872
19873
19874
19875
19876
19877
19878
19879
19880
19881
19882
19883
19884
19885
19886
19887
19888
19889
19890
19891
19892
19893
19894
19895
19896
19897
19898
19899
19900
19901
19902
19903
19904
19905
19906
19907
19908
19909
19910
19911
19912
19913
19914
19915
19916
19917
19918
19919
19920
19921
19922
19923
19924
19925
19926
19927
19928
19929
19930
19931
19932
19933
19934
19935
19936
19937
19938
19939
19940
19941
19942
19943
19944
19945
19946
19947
19948
19949
19950
19951
19952
19953
19954
19955
19956
19957
19958
19959
19960
19961
19962
19963
19964
19965
19966
19967
19968
19969
19970
19971
19972
19973
19974
19975
19976
19977
19978
19979
19980
19981
19982
19983
19984
19985
19986
19987
19988
19989
19990
19991
19992
19993
19994
19995
19996
19997
19998
19999
20000
20001
20002
20003
20004
20005
20006
20007
20008
20009
20010
20011
20012
20013
20014
20015
20016
20017
20018
20019
20020
20021
20022
20023
20024
20025
20026
20027
20028
20029
20030
20031
20032
20033
20034
20035
20036
20037
20038
20039
20040
20041
20042
20043
20044
20045
20046
20047
20048
20049
20050
20051
20052
20053
20054
20055
20056
20057
20058
20059
20060
20061
20062
20063
20064
20065
20066
20067
20068
20069
20070
20071
20072
20073
20074
20075
20076
20077
20078
20079
20080
20081
20082
20083
20084
20085
20086
20087
20088
20089
20090
20091
20092
20093
20094
20095
20096
20097
20098
20099
20100
20101
20102
20103
20104
20105
20106
20107
20108
20109
20110
20111
20112
20113
20114
20115
20116
20117
20118
20119
20120
20121
20122
20123
20124
20125
20126
20127
20128
20129
20130
20131
20132
20133
20134
20135
20136
20137
20138
20139
20140
20141
20142
20143
20144
20145
20146
20147
20148
20149
20150
20151
20152
20153
20154
20155
20156
20157
20158
20159
20160
20161
20162
20163
20164
20165
20166
20167
20168
20169
20170
20171
20172
20173
20174
20175
20176
20177
20178
20179
20180
20181
20182
20183
20184
20185
20186
20187
20188
20189
20190
20191
20192
20193
20194
20195
20196
20197
20198
20199
20200
20201
20202
20203
20204
20205
20206
20207
20208
20209
20210
20211
20212
20213
20214
20215
20216
20217
20218
20219
20220
20221
20222
20223
20224
20225
20226
20227
20228
20229
20230
20231
20232
20233
20234
20235
20236
20237
20238
20239
20240
20241
20242
20243
20244
20245
20246
20247
20248
20249
20250
20251
20252
20253
20254
20255
20256
20257
20258
20259
20260
20261
20262
20263
20264
20265
20266
20267
20268
20269
20270
20271
20272
20273
20274
20275
20276
20277
20278
20279
20280
20281
20282
20283
20284
20285
20286
20287
20288
20289
20290
20291
20292
20293
20294
20295
20296
20297
20298
20299
20300
20301
20302
20303
20304
20305
20306
20307
20308
20309
20310
20311
20312
20313
20314
20315
20316
20317
20318
20319
20320
20321
20322
20323
20324
20325
20326
20327
20328
20329
20330
20331
20332
20333
20334
20335
20336
20337
20338
20339
20340
20341
20342
20343
20344
20345
20346
20347
20348
20349
20350
20351
20352
20353
20354
20355
20356
20357
20358
20359
20360
20361
20362
20363
20364
20365
20366
20367
20368
20369
20370
20371
20372
20373
20374
20375
20376
20377
20378
20379
20380
20381
20382
20383
20384
20385
20386
20387
20388
20389
20390
20391
20392
20393
20394
20395
20396
20397
20398
20399
20400
20401
20402
20403
20404
20405
20406
20407
20408
20409
20410
20411
20412
20413
20414
20415
20416
20417
20418
20419
20420
20421
20422
20423
20424
20425
20426
20427
20428
20429
20430
20431
20432
20433
20434
20435
20436
20437
20438
20439
20440
20441
20442
20443
20444
20445
20446
20447
20448
20449
20450
20451
20452
20453
20454
20455
20456
20457
20458
20459
20460
20461
20462
20463
20464
20465
20466
20467
20468
20469
20470
20471
20472
20473
20474
20475
20476
20477
20478
20479
20480
20481
20482
20483
20484
20485
20486
20487
20488
20489
20490
20491
20492
20493
20494
20495
20496
20497
20498
20499
20500
20501
20502
20503
20504
20505
20506
20507
20508
20509
20510
20511
20512
20513
20514
20515
20516
20517
20518
20519
20520
20521
20522
20523
20524
20525
20526
20527
20528
20529
20530
20531
20532
20533
20534
20535
20536
20537
20538
20539
20540
20541
20542
20543
20544
20545
20546
20547
20548
20549
20550
20551
20552
20553
20554
20555
20556
20557
20558
20559
20560
20561
20562
20563
20564
20565
20566
20567
20568
20569
20570
20571
20572
20573
20574
20575
20576
20577
20578
20579
20580
20581
20582
20583
20584
20585
20586
20587
20588
20589
20590
20591
20592
20593
20594
20595
20596
20597
20598
20599
20600
20601
20602
20603
20604
20605
20606
20607
20608
20609
20610
20611
20612
20613
20614
20615
20616
20617
20618
20619
20620
20621
20622
20623
20624
20625
20626
20627
20628
20629
20630
20631
20632
20633
20634
20635
20636
20637
20638
20639
20640
20641
20642
20643
20644
20645
20646
20647
20648
20649
20650
20651
20652
20653
20654
20655
20656
20657
20658
20659
20660
20661
20662
20663
20664
20665
20666
20667
20668
20669
20670
20671
20672
20673
20674
20675
20676
20677
20678
20679
20680
20681
20682
20683
20684
20685
20686
20687
20688
20689
20690
20691
20692
20693
20694
20695
20696
20697
20698
20699
20700
20701
20702
20703
20704
20705
20706
20707
20708
20709
20710
20711
20712
20713
20714
20715
20716
20717
20718
20719
20720
20721
20722
20723
20724
20725
20726
20727
20728
20729
20730
20731
20732
20733
20734
20735
20736
20737
20738
20739
20740
20741
20742
20743
20744
20745
20746
20747
20748
20749
20750
20751
20752
20753
20754
20755
20756
20757
20758
20759
20760
20761
20762
20763
20764
20765
20766
20767
20768
20769
20770
20771
20772
20773
20774
20775
20776
20777
20778
20779
20780
20781
20782
20783
20784
20785
20786
20787
20788
20789
20790
20791
20792
20793
20794
20795
20796
20797
20798
20799
20800
20801
20802
20803
20804
20805
20806
20807
20808
20809
20810
20811
20812
20813
20814
20815
20816
20817
20818
20819
20820
20821
20822
20823
20824
20825
20826
20827
20828
20829
20830
20831
20832
20833
20834
20835
20836
20837
20838
20839
20840
20841
20842
20843
20844
20845
20846
20847
20848
20849
20850
20851
20852
20853
20854
20855
20856
20857
20858
20859
20860
20861
20862
20863
20864
20865
20866
20867
20868
20869
20870
20871
20872
20873
20874
20875
20876
20877
20878
20879
20880
20881
20882
20883
20884
20885
20886
20887
20888
20889
20890
20891
20892
20893
20894
20895
20896
20897
20898
20899
20900
20901
20902
20903
20904
20905
20906
20907
20908
20909
20910
20911
20912
20913
20914
20915
20916
20917
20918
20919
20920
20921
20922
20923
20924
20925
20926
20927
20928
20929
20930
20931
20932
20933
20934
20935
20936
20937
20938
20939
20940
20941
20942
20943
20944
20945
20946
20947
20948
20949
20950
20951
20952
20953
20954
20955
20956
20957
20958
20959
20960
20961
20962
20963
20964
20965
20966
20967
20968
20969
20970
20971
20972
20973
20974
20975
20976
20977
20978
20979
20980
20981
20982
20983
20984
20985
20986
20987
20988
20989
20990
20991
20992
20993
20994
20995
20996
20997
20998
20999
21000
21001
21002
21003
21004
21005
21006
21007
21008
21009
21010
21011
21012
21013
21014
21015
21016
21017
21018
21019
21020
21021
21022
21023
21024
21025
21026
21027
21028
21029
21030
21031
21032
21033
21034
21035
21036
21037
21038
21039
21040
21041
21042
21043
21044
21045
21046
21047
21048
21049
21050
21051
21052
21053
21054
21055
21056
21057
21058
21059
21060
21061
21062
21063
21064
21065
21066
21067
21068
21069
21070
21071
21072
21073
21074
21075
21076
21077
21078
21079
21080
21081
21082
21083
21084
21085
21086
21087
21088
21089
21090
21091
21092
21093
21094
21095
21096
21097
21098
21099
21100
21101
21102
21103
21104
21105
21106
21107
21108
21109
21110
21111
21112
21113
21114
21115
21116
21117
21118
21119
21120
21121
21122
21123
21124
21125
21126
21127
21128
21129
21130
21131
21132
21133
21134
21135
21136
21137
21138
21139
21140
21141
21142
21143
21144
21145
21146
21147
21148
21149
21150
21151
21152
21153
21154
21155
21156
21157
21158
21159
21160
21161
21162
21163
21164
21165
21166
21167
21168
21169
21170
21171
21172
21173
21174
21175
21176
21177
21178
21179
21180
21181
21182
21183
21184
21185
21186
21187
21188
21189
21190
21191
21192
21193
21194
21195
21196
21197
21198
21199
21200
21201
21202
21203
21204
21205
21206
21207
21208
21209
21210
21211
21212
21213
21214
21215
21216
21217
21218
21219
21220
21221
21222
21223
21224
21225
21226
21227
21228
21229
21230
21231
21232
21233
21234
21235
21236
21237
21238
21239
21240
21241
21242
21243
21244
21245
21246
21247
21248
21249
21250
21251
21252
21253
21254
21255
21256
21257
21258
21259
21260
21261
21262
21263
21264
21265
21266
21267
21268
21269
21270
21271
21272
21273
21274
21275
21276
21277
21278
21279
21280
21281
21282
21283
21284
21285
21286
21287
21288
21289
21290
21291
21292
21293
21294
21295
21296
21297
21298
21299
21300
21301
21302
21303
21304
21305
21306
21307
21308
21309
21310
21311
21312
21313
21314
21315
21316
21317
21318
21319
21320
21321
21322
21323
21324
21325
21326
21327
21328
21329
21330
21331
21332
21333
21334
21335
21336
21337
21338
21339
21340
21341
21342
21343
21344
21345
21346
21347
21348
21349
21350
21351
21352
21353
21354
21355
21356
21357
21358
21359
21360
21361
21362
21363
21364
21365
21366
21367
21368
21369
21370
21371
21372
21373
21374
21375
21376
21377
21378
21379
21380
21381
21382
21383
21384
21385
21386
21387
21388
21389
21390
21391
21392
21393
21394
21395
21396
21397
21398
21399
21400
21401
21402
21403
21404
21405
21406
21407
21408
21409
21410
21411
21412
21413
21414
21415
21416
21417
21418
21419
21420
21421
21422
21423
21424
21425
21426
21427
21428
21429
21430
21431
21432
21433
21434
21435
21436
21437
21438
21439
21440
21441
21442
21443
21444
21445
21446
21447
21448
21449
21450
21451
21452
21453
21454
21455
21456
21457
21458
21459
21460
21461
21462
21463
21464
21465
21466
21467
21468
21469
21470
21471
21472
21473
21474
21475
21476
21477
21478
21479
21480
21481
21482
21483
21484
21485
21486
21487
21488
21489
21490
21491
21492
21493
21494
21495
21496
21497
21498
21499
21500
21501
21502
21503
21504
21505
21506
21507
21508
21509
21510
21511
21512
21513
21514
21515
21516
21517
21518
21519
21520
21521
21522
21523
21524
21525
21526
21527
21528
21529
21530
21531
21532
21533
21534
21535
21536
21537
21538
21539
21540
21541
21542
21543
21544
21545
21546
21547
21548
21549
21550
21551
21552
21553
21554
21555
21556
21557
21558
21559
21560
21561
21562
21563
21564
21565
21566
21567
21568
21569
21570
21571
21572
21573
21574
21575
21576
21577
21578
21579
21580
21581
21582
21583
21584
21585
21586
21587
21588
21589
21590
21591
21592
21593
21594
21595
21596
21597
21598
21599
21600
21601
21602
21603
21604
21605
21606
21607
21608
21609
21610
21611
21612
21613
21614
21615
21616
21617
21618
21619
21620
21621
21622
21623
21624
21625
21626
21627
21628
21629
21630
21631
21632
21633
21634
21635
21636
21637
21638
21639
21640
21641
21642
21643
21644
21645
21646
21647
21648
21649
21650
21651
21652
21653
21654
21655
21656
21657
21658
21659
21660
21661
21662
21663
21664
21665
21666
21667
21668
21669
21670
21671
21672
21673
21674
21675
21676
21677
21678
21679
21680
21681
21682
21683
21684
21685
21686
21687
21688
21689
21690
21691
21692
21693
21694
21695
21696
21697
21698
21699
21700
21701
21702
21703
21704
21705
21706
21707
21708
21709
21710
21711
21712
21713
21714
21715
21716
21717
21718
21719
21720
21721
21722
21723
21724
21725
21726
21727
21728
21729
21730
21731
21732
21733
21734
21735
21736
21737
21738
21739
21740
21741
21742
21743
21744
21745
21746
21747
21748
21749
21750
21751
21752
21753
21754
21755
21756
21757
21758
21759
21760
21761
21762
21763
21764
21765
21766
21767
21768
21769
21770
21771
21772
21773
21774
21775
21776
21777
21778
21779
21780
21781
21782
21783
21784
21785
21786
21787
21788
21789
21790
21791
21792
21793
21794
21795
21796
21797
21798
21799
21800
21801
21802
21803
21804
21805
21806
21807
21808
21809
21810
21811
21812
21813
21814
21815
21816
21817
21818
21819
21820
21821
21822
21823
21824
21825
21826
21827
21828
21829
21830
21831
21832
21833
21834
21835
21836
21837
21838
21839
21840
21841
21842
21843
21844
21845
21846
21847
21848
21849
21850
21851
21852
21853
21854
21855
21856
21857
21858
21859
21860
21861
21862
21863
21864
21865
21866
21867
21868
21869
21870
21871
21872
21873
21874
21875
21876
21877
21878
21879
21880
21881
21882
21883
21884
21885
21886
21887
21888
21889
21890
21891
21892
21893
21894
21895
21896
21897
21898
21899
21900
21901
21902
21903
21904
21905
21906
21907
21908
21909
21910
21911
21912
21913
21914
21915
21916
21917
21918
21919
21920
21921
21922
21923
21924
21925
21926
21927
21928
21929
21930
21931
21932
21933
21934
21935
21936
21937
21938
21939
21940
21941
21942
21943
21944
21945
21946
21947
21948
21949
21950
21951
21952
21953
21954
21955
21956
21957
21958
21959
21960
21961
21962
21963
21964
21965
21966
21967
21968
21969
21970
21971
21972
21973
21974
21975
21976
21977
21978
21979
21980
21981
21982
21983
21984
21985
21986
21987
21988
21989
21990
21991
21992
21993
21994
21995
21996
21997
21998
21999
22000
22001
22002
22003
22004
22005
22006
22007
22008
22009
22010
22011
22012
22013
22014
22015
22016
22017
22018
22019
22020
22021
22022
22023
22024
22025
22026
22027
22028
22029
22030
22031
22032
22033
22034
22035
22036
22037
22038
22039
22040
22041
22042
22043
22044
22045
22046
22047
22048
22049
22050
22051
22052
22053
22054
22055
22056
22057
22058
22059
22060
22061
22062
22063
22064
22065
22066
22067
22068
22069
22070
22071
22072
22073
22074
22075
22076
22077
22078
22079
22080
22081
22082
22083
22084
22085
22086
22087
22088
22089
22090
22091
22092
22093
22094
22095
22096
22097
22098
22099
22100
22101
22102
22103
22104
22105
22106
22107
22108
22109
22110
22111
22112
22113
22114
22115
22116
22117
22118
22119
22120
22121
22122
22123
22124
22125
22126
22127
22128
22129
22130
22131
22132
22133
22134
22135
22136
22137
22138
22139
22140
22141
22142
22143
22144
22145
22146
22147
22148
22149
22150
22151
22152
22153
22154
22155
22156
22157
22158
22159
22160
22161
22162
22163
22164
22165
22166
22167
22168
22169
22170
22171
22172
22173
22174
22175
22176
22177
22178
22179
22180
22181
22182
22183
22184
22185
22186
22187
22188
22189
22190
22191
22192
22193
22194
22195
22196
22197
22198
22199
22200
22201
22202
22203
22204
22205
22206
22207
22208
22209
22210
22211
22212
22213
22214
22215
22216
22217
22218
22219
22220
22221
22222
22223
22224
22225
22226
22227
22228
22229
22230
22231
22232
22233
22234
22235
22236
22237
22238
22239
22240
22241
22242
22243
22244
22245
22246
22247
22248
22249
22250
22251
22252
22253
22254
22255
22256
22257
22258
22259
22260
22261
22262
22263
22264
22265
22266
22267
22268
22269
22270
22271
22272
22273
22274
22275
22276
22277
22278
22279
22280
22281
22282
22283
22284
22285
22286
22287
22288
22289
22290
22291
22292
22293
22294
22295
22296
22297
22298
22299
22300
22301
22302
22303
22304
22305
22306
22307
22308
22309
22310
22311
22312
22313
22314
22315
22316
22317
22318
22319
22320
22321
22322
22323
22324
22325
22326
22327
22328
22329
22330
22331
22332
22333
22334
22335
22336
22337
22338
22339
22340
22341
22342
22343
22344
22345
22346
22347
22348
22349
22350
22351
22352
22353
22354
22355
22356
22357
22358
22359
22360
22361
22362
22363
22364
22365
22366
22367
22368
22369
22370
22371
22372
22373
22374
22375
22376
22377
22378
22379
22380
22381
22382
22383
22384
22385
22386
22387
22388
22389
22390
22391
22392
22393
22394
22395
22396
22397
22398
22399
22400
22401
22402
22403
22404
22405
22406
22407
22408
22409
22410
22411
22412
22413
22414
22415
22416
22417
22418
22419
22420
22421
22422
22423
22424
22425
22426
22427
22428
22429
22430
22431
22432
22433
22434
22435
22436
22437
22438
22439
22440
22441
22442
22443
22444
22445
22446
22447
22448
22449
22450
22451
22452
22453
22454
22455
22456
22457
22458
22459
22460
22461
22462
22463
22464
22465
22466
22467
22468
22469
22470
22471
22472
22473
22474
22475
22476
22477
22478
22479
22480
22481
22482
22483
22484
22485
22486
22487
22488
22489
22490
22491
22492
22493
22494
22495
22496
22497
22498
22499
22500
22501
22502
22503
22504
22505
22506
22507
22508
22509
22510
22511
22512
22513
22514
22515
22516
22517
22518
22519
22520
22521
22522
22523
22524
22525
22526
22527
22528
22529
22530
22531
22532
22533
22534
22535
22536
22537
22538
22539
22540
22541
22542
22543
22544
22545
22546
22547
22548
22549
22550
22551
22552
22553
22554
22555
22556
22557
22558
22559
22560
22561
22562
22563
22564
22565
22566
22567
22568
22569
22570
22571
22572
22573
22574
22575
22576
22577
22578
22579
22580
22581
22582
22583
22584
22585
22586
22587
22588
22589
22590
22591
22592
22593
22594
22595
22596
22597
22598
22599
22600
22601
22602
22603
22604
22605
22606
22607
22608
22609
22610
22611
22612
22613
22614
22615
22616
22617
22618
22619
22620
22621
22622
22623
22624
22625
22626
22627
22628
22629
22630
22631
22632
22633
22634
22635
22636
22637
22638
22639
22640
22641
22642
22643
22644
22645
22646
22647
22648
22649
22650
22651
22652
22653
22654
22655
22656
22657
22658
22659
22660
22661
22662
22663
22664
22665
22666
22667
22668
22669
22670
22671
22672
22673
22674
22675
22676
22677
22678
22679
22680
22681
22682
22683
22684
22685
22686
22687
22688
22689
22690
22691
22692
22693
22694
22695
22696
22697
22698
22699
22700
22701
22702
22703
22704
22705
22706
22707
22708
22709
22710
22711
22712
22713
22714
22715
22716
22717
22718
22719
22720
22721
22722
22723
22724
22725
22726
22727
22728
22729
22730
22731
22732
22733
22734
22735
22736
22737
22738
22739
22740
22741
22742
22743
22744
22745
22746
22747
22748
22749
22750
22751
22752
22753
22754
22755
22756
22757
22758
22759
22760
22761
22762
22763
22764
22765
22766
22767
22768
22769
22770
22771
22772
22773
22774
22775
22776
22777
22778
22779
22780
22781
22782
22783
22784
22785
22786
22787
22788
22789
22790
22791
22792
22793
22794
22795
22796
22797
22798
22799
22800
22801
22802
22803
22804
22805
22806
22807
22808
22809
22810
22811
22812
22813
22814
22815
22816
22817
22818
22819
22820
22821
22822
22823
22824
22825
22826
22827
22828
22829
22830
22831
22832
22833
22834
22835
22836
22837
22838
22839
22840
22841
22842
22843
22844
22845
22846
22847
22848
22849
22850
22851
22852
22853
22854
22855
22856
22857
22858
22859
22860
22861
22862
22863
22864
22865
22866
22867
22868
22869
22870
22871
22872
22873
22874
22875
22876
22877
22878
22879
22880
22881
22882
22883
22884
22885
22886
22887
22888
22889
22890
22891
22892
22893
22894
22895
22896
22897
22898
22899
22900
22901
22902
22903
22904
22905
22906
22907
22908
22909
22910
22911
22912
22913
22914
22915
22916
22917
22918
22919
22920
22921
22922
22923
22924
22925
22926
22927
22928
22929
22930
22931
22932
22933
22934
22935
22936
22937
22938
22939
22940
22941
22942
22943
22944
22945
22946
22947
22948
22949
22950
22951
22952
22953
22954
22955
22956
22957
22958
22959
22960
22961
22962
22963
22964
22965
22966
22967
22968
22969
22970
22971
22972
22973
22974
22975
22976
22977
22978
22979
22980
22981
22982
22983
22984
22985
22986
22987
22988
22989
22990
22991
22992
22993
22994
22995
22996
22997
22998
22999
23000
23001
23002
23003
23004
23005
23006
23007
23008
23009
23010
23011
23012
23013
23014
23015
23016
23017
23018
23019
23020
23021
23022
23023
23024
23025
23026
23027
23028
23029
23030
23031
23032
23033
23034
23035
23036
23037
23038
23039
23040
23041
23042
23043
23044
23045
23046
23047
23048
23049
23050
23051
23052
23053
23054
23055
23056
23057
23058
23059
23060
23061
23062
23063
23064
23065
23066
23067
23068
23069
23070
23071
23072
23073
23074
23075
23076
23077
23078
23079
23080
23081
23082
23083
23084
23085
23086
23087
23088
23089
23090
23091
23092
23093
23094
23095
23096
23097
23098
23099
23100
23101
23102
23103
23104
23105
23106
23107
23108
23109
23110
23111
23112
23113
23114
23115
23116
23117
23118
23119
23120
23121
23122
23123
23124
23125
23126
23127
23128
23129
23130
23131
23132
23133
23134
23135
23136
23137
23138
23139
23140
23141
23142
23143
23144
23145
23146
23147
23148
23149
23150
23151
23152
23153
23154
23155
23156
23157
23158
23159
23160
23161
23162
23163
23164
23165
23166
23167
23168
23169
23170
23171
23172
23173
23174
23175
23176
23177
23178
23179
23180
23181
23182
23183
23184
23185
23186
23187
23188
23189
23190
23191
23192
23193
23194
23195
23196
23197
23198
23199
23200
23201
23202
23203
23204
23205
23206
23207
23208
23209
23210
23211
23212
23213
23214
23215
23216
23217
23218
23219
23220
23221
23222
23223
23224
23225
23226
23227
23228
23229
23230
23231
23232
23233
23234
23235
23236
23237
23238
23239
23240
23241
23242
23243
23244
23245
23246
23247
23248
23249
23250
23251
23252
23253
23254
23255
23256
23257
23258
23259
23260
23261
23262
23263
23264
23265
23266
23267
23268
23269
23270
23271
23272
23273
23274
23275
23276
23277
23278
23279
23280
23281
23282
23283
23284
23285
23286
23287
23288
23289
23290
23291
23292
23293
23294
23295
23296
23297
23298
23299
23300
23301
23302
23303
23304
23305
23306
23307
23308
23309
23310
23311
23312
23313
23314
23315
23316
23317
23318
23319
23320
23321
23322
23323
23324
23325
23326
23327
23328
23329
23330
23331
23332
23333
23334
23335
23336
23337
23338
23339
23340
23341
23342
23343
23344
23345
23346
23347
23348
23349
23350
23351
23352
23353
23354
23355
23356
23357
23358
23359
23360
23361
23362
23363
23364
23365
23366
23367
23368
23369
23370
23371
23372
23373
23374
23375
23376
23377
23378
23379
23380
23381
23382
23383
23384
23385
23386
23387
23388
23389
23390
23391
23392
23393
23394
23395
23396
23397
23398
23399
23400
23401
23402
23403
23404
23405
23406
23407
23408
23409
23410
23411
23412
23413
23414
23415
23416
23417
23418
23419
23420
23421
23422
23423
23424
23425
23426
23427
23428
23429
23430
23431
23432
23433
23434
23435
23436
23437
23438
23439
23440
23441
23442
23443
23444
23445
23446
23447
23448
23449
23450
23451
23452
23453
23454
23455
23456
23457
23458
23459
23460
23461
23462
23463
23464
23465
23466
23467
23468
23469
23470
23471
23472
23473
23474
23475
23476
23477
23478
23479
23480
23481
23482
23483
23484
23485
23486
23487
23488
23489
23490
23491
23492
23493
23494
23495
23496
23497
23498
23499
23500
23501
23502
23503
23504
23505
23506
23507
23508
23509
23510
23511
23512
23513
23514
23515
23516
23517
23518
23519
23520
23521
23522
23523
23524
23525
23526
23527
23528
23529
23530
23531
23532
23533
23534
23535
23536
23537
23538
23539
23540
23541
23542
23543
23544
23545
23546
23547
23548
23549
23550
23551
23552
23553
23554
23555
23556
23557
23558
23559
23560
23561
23562
23563
23564
23565
23566
23567
23568
23569
23570
23571
23572
23573
23574
23575
23576
23577
23578
23579
23580
23581
23582
23583
23584
23585
23586
23587
23588
23589
23590
23591
23592
23593
23594
23595
23596
23597
23598
23599
23600
23601
23602
23603
23604
23605
23606
23607
23608
23609
23610
23611
23612
23613
23614
23615
23616
23617
23618
23619
23620
23621
23622
23623
23624
23625
23626
23627
23628
23629
23630
23631
23632
23633
23634
23635
23636
23637
23638
23639
23640
23641
23642
23643
23644
23645
23646
23647
23648
23649
23650
23651
23652
23653
23654
23655
23656
23657
23658
23659
23660
23661
23662
23663
23664
23665
23666
23667
23668
23669
23670
23671
23672
23673
23674
23675
23676
23677
23678
23679
23680
23681
23682
23683
23684
23685
23686
23687
23688
23689
23690
23691
23692
23693
23694
23695
23696
23697
23698
23699
23700
23701
23702
23703
23704
23705
23706
23707
23708
23709
23710
23711
23712
23713
23714
23715
23716
23717
23718
23719
23720
23721
23722
23723
23724
23725
23726
23727
23728
23729
23730
23731
23732
23733
23734
23735
23736
23737
23738
23739
23740
23741
23742
23743
23744
23745
23746
23747
23748
23749
23750
23751
23752
23753
23754
23755
23756
23757
23758
23759
23760
23761
23762
23763
23764
23765
23766
23767
23768
23769
23770
23771
23772
23773
23774
23775
23776
23777
23778
23779
23780
23781
23782
23783
23784
23785
23786
23787
23788
23789
23790
23791
23792
23793
23794
23795
23796
23797
23798
23799
23800
23801
23802
23803
23804
23805
23806
23807
23808
23809
23810
23811
23812
23813
23814
23815
23816
23817
23818
23819
23820
23821
23822
23823
23824
23825
23826
23827
23828
23829
23830
23831
23832
23833
23834
23835
23836
23837
23838
23839
23840
23841
23842
23843
23844
23845
23846
23847
23848
23849
23850
23851
23852
23853
23854
23855
23856
23857
23858
23859
23860
23861
23862
23863
23864
23865
23866
23867
23868
23869
23870
23871
23872
23873
23874
23875
23876
23877
23878
23879
23880
23881
23882
23883
23884
23885
23886
23887
23888
23889
23890
23891
23892
23893
23894
23895
23896
23897
23898
23899
23900
23901
23902
23903
23904
23905
23906
23907
23908
23909
23910
23911
23912
23913
23914
23915
23916
23917
23918
23919
23920
23921
23922
23923
23924
23925
23926
23927
23928
23929
23930
23931
23932
23933
23934
23935
23936
23937
23938
23939
23940
23941
23942
23943
23944
23945
23946
23947
23948
23949
23950
23951
23952
23953
23954
23955
23956
23957
23958
23959
23960
23961
23962
23963
23964
23965
23966
23967
23968
23969
23970
23971
23972
23973
23974
23975
23976
23977
23978
23979
23980
23981
23982
23983
23984
23985
23986
23987
23988
23989
23990
23991
23992
23993
23994
23995
23996
23997
23998
23999
24000
24001
24002
24003
24004
24005
24006
24007
24008
24009
24010
24011
24012
24013
24014
24015
24016
24017
24018
24019
24020
24021
24022
24023
24024
24025
24026
24027
24028
24029
24030
24031
24032
24033
24034
24035
24036
24037
24038
24039
24040
24041
24042
24043
24044
24045
24046
24047
24048
24049
24050
24051
24052
24053
24054
24055
24056
24057
24058
24059
24060
24061
24062
24063
24064
24065
24066
24067
24068
24069
24070
24071
24072
24073
24074
24075
24076
24077
24078
24079
24080
24081
24082
24083
24084
24085
24086
24087
24088
24089
24090
24091
24092
24093
24094
24095
24096
24097
24098
24099
24100
24101
24102
24103
24104
24105
24106
24107
24108
24109
24110
24111
24112
24113
24114
24115
24116
24117
24118
24119
24120
24121
24122
24123
24124
24125
24126
24127
24128
24129
24130
24131
24132
24133
24134
24135
24136
24137
24138
24139
24140
24141
24142
24143
24144
24145
24146
24147
24148
24149
24150
24151
24152
24153
24154
24155
24156
24157
24158
24159
24160
24161
24162
24163
24164
24165
24166
24167
24168
24169
24170
24171
24172
24173
24174
24175
24176
24177
24178
24179
24180
24181
24182
24183
24184
24185
24186
24187
24188
24189
24190
24191
24192
24193
24194
24195
24196
24197
24198
24199
24200
24201
24202
24203
24204
24205
24206
24207
24208
24209
24210
24211
24212
24213
24214
24215
24216
24217
24218
24219
24220
24221
24222
24223
24224
24225
24226
24227
24228
24229
24230
24231
24232
24233
24234
24235
24236
24237
24238
24239
24240
24241
24242
24243
24244
24245
24246
24247
24248
24249
24250
24251
24252
24253
24254
24255
24256
24257
24258
24259
24260
24261
24262
24263
24264
24265
24266
24267
24268
24269
24270
24271
24272
24273
24274
24275
24276
24277
24278
24279
24280
24281
24282
24283
24284
24285
24286
24287
24288
24289
24290
24291
24292
24293
24294
24295
24296
24297
24298
24299
24300
24301
24302
24303
24304
24305
24306
24307
24308
24309
24310
24311
24312
24313
24314
24315
24316
24317
24318
24319
24320
24321
24322
24323
24324
24325
24326
24327
24328
24329
24330
24331
24332
24333
24334
24335
24336
24337
24338
24339
24340
24341
24342
24343
24344
24345
24346
24347
24348
24349
24350
24351
24352
24353
24354
24355
24356
24357
24358
24359
24360
24361
24362
24363
24364
24365
24366
24367
24368
24369
24370
24371
24372
24373
24374
24375
24376
24377
24378
24379
24380
24381
24382
24383
24384
24385
24386
24387
24388
24389
24390
24391
24392
24393
24394
24395
24396
24397
24398
24399
24400
24401
24402
24403
24404
24405
24406
24407
24408
24409
24410
24411
24412
24413
24414
24415
24416
24417
24418
24419
24420
24421
24422
24423
24424
24425
24426
24427
24428
24429
24430
24431
24432
24433
24434
24435
24436
24437
24438
24439
24440
24441
24442
24443
24444
24445
24446
24447
24448
24449
24450
24451
24452
24453
24454
24455
24456
24457
24458
24459
24460
24461
24462
24463
24464
24465
24466
24467
24468
24469
24470
24471
24472
24473
24474
24475
24476
24477
24478
24479
24480
24481
24482
24483
24484
24485
24486
24487
24488
24489
24490
24491
24492
24493
24494
24495
24496
24497
24498
24499
24500
24501
24502
24503
24504
24505
24506
24507
24508
24509
24510
24511
24512
24513
24514
24515
24516
24517
24518
24519
24520
24521
24522
24523
24524
24525
24526
24527
24528
24529
24530
24531
24532
24533
24534
24535
24536
24537
24538
24539
24540
24541
24542
24543
24544
24545
24546
24547
24548
24549
24550
24551
24552
24553
24554
24555
24556
24557
24558
24559
24560
24561
24562
24563
24564
24565
24566
24567
24568
24569
24570
24571
24572
24573
24574
24575
24576
24577
24578
24579
24580
24581
24582
24583
24584
24585
24586
24587
24588
24589
24590
24591
24592
24593
24594
24595
24596
24597
24598
24599
24600
24601
24602
24603
24604
24605
24606
24607
24608
24609
24610
24611
24612
24613
24614
24615
24616
24617
24618
24619
24620
24621
24622
24623
24624
24625
24626
24627
24628
24629
24630
24631
24632
24633
24634
24635
24636
24637
24638
24639
24640
24641
24642
24643
24644
24645
24646
24647
24648
24649
24650
24651
24652
24653
24654
24655
24656
24657
24658
24659
24660
24661
24662
24663
24664
24665
24666
24667
24668
24669
24670
24671
24672
24673
24674
24675
24676
24677
24678
24679
24680
24681
24682
24683
24684
24685
24686
24687
24688
24689
24690
24691
24692
24693
24694
24695
24696
24697
24698
24699
24700
24701
24702
24703
24704
24705
24706
24707
24708
24709
24710
24711
24712
24713
24714
24715
24716
24717
24718
24719
24720
24721
24722
24723
24724
24725
24726
24727
24728
24729
24730
24731
24732
24733
24734
24735
24736
24737
24738
24739
24740
24741
24742
24743
24744
24745
24746
24747
24748
24749
24750
24751
24752
24753
24754
24755
24756
24757
24758
24759
24760
24761
24762
24763
24764
24765
24766
24767
24768
24769
24770
24771
24772
24773
24774
24775
24776
24777
24778
24779
24780
24781
24782
24783
24784
24785
24786
24787
24788
24789
24790
24791
24792
24793
24794
24795
24796
24797
24798
24799
24800
24801
24802
24803
24804
24805
24806
24807
24808
24809
24810
24811
24812
24813
24814
24815
24816
24817
24818
24819
24820
24821
24822
24823
24824
24825
24826
24827
24828
24829
24830
24831
24832
24833
24834
24835
24836
24837
24838
24839
24840
24841
24842
24843
24844
24845
24846
24847
24848
24849
24850
24851
24852
24853
24854
24855
24856
24857
24858
24859
24860
24861
24862
24863
24864
24865
24866
24867
24868
24869
24870
24871
24872
24873
24874
24875
24876
24877
24878
24879
24880
24881
24882
24883
24884
24885
24886
24887
24888
24889
24890
24891
24892
24893
24894
24895
24896
24897
24898
24899
24900
24901
24902
24903
24904
24905
24906
24907
24908
24909
24910
24911
24912
24913
24914
24915
24916
24917
24918
24919
24920
24921
24922
24923
24924
24925
24926
24927
24928
24929
24930
24931
24932
24933
24934
24935
24936
24937
24938
24939
24940
24941
24942
24943
24944
24945
24946
24947
24948
24949
24950
24951
24952
24953
24954
24955
24956
24957
24958
24959
24960
24961
24962
24963
24964
24965
24966
24967
24968
24969
24970
24971
24972
24973
24974
24975
24976
24977
24978
24979
24980
24981
24982
24983
24984
24985
24986
24987
24988
24989
24990
24991
24992
24993
24994
24995
24996
24997
24998
24999
25000
25001
25002
25003
25004
25005
25006
25007
25008
25009
25010
25011
25012
25013
25014
25015
25016
25017
25018
25019
25020
25021
25022
25023
25024
25025
25026
25027
25028
25029
25030
25031
25032
25033
25034
25035
25036
25037
25038
25039
25040
25041
25042
25043
25044
25045
25046
25047
25048
25049
25050
25051
25052
25053
25054
25055
25056
25057
25058
25059
25060
25061
25062
25063
25064
25065
25066
25067
25068
25069
25070
25071
25072
25073
25074
25075
25076
25077
25078
25079
25080
25081
25082
25083
25084
25085
25086
25087
25088
25089
25090
25091
25092
25093
25094
25095
25096
25097
25098
25099
25100
25101
25102
25103
25104
25105
25106
25107
25108
25109
25110
25111
25112
25113
25114
25115
25116
25117
25118
25119
25120
25121
25122
25123
25124
25125
25126
25127
25128
25129
25130
25131
25132
25133
25134
25135
25136
25137
25138
25139
25140
25141
25142
25143
25144
25145
25146
25147
25148
25149
25150
25151
25152
25153
25154
25155
25156
25157
25158
25159
25160
25161
25162
25163
25164
25165
25166
25167
25168
25169
25170
25171
25172
25173
25174
25175
25176
25177
25178
25179
25180
25181
25182
25183
25184
25185
25186
25187
25188
25189
25190
25191
25192
25193
25194
25195
25196
25197
25198
25199
25200
25201
25202
25203
25204
25205
25206
25207
25208
25209
25210
25211
25212
25213
25214
25215
25216
25217
25218
25219
25220
25221
25222
25223
25224
25225
25226
25227
25228
25229
25230
25231
25232
25233
25234
25235
25236
25237
25238
25239
25240
25241
25242
25243
25244
25245
25246
25247
25248
25249
25250
25251
25252
25253
25254
25255
25256
25257
25258
25259
25260
25261
25262
25263
25264
25265
25266
25267
25268
25269
25270
25271
25272
25273
25274
25275
25276
25277
25278
25279
25280
25281
25282
25283
25284
25285
25286
25287
25288
25289
25290
25291
25292
25293
25294
25295
25296
25297
25298
25299
25300
25301
25302
25303
25304
25305
25306
25307
25308
25309
25310
25311
25312
25313
25314
25315
25316
25317
25318
25319
25320
25321
25322
25323
25324
25325
25326
25327
25328
25329
25330
25331
25332
25333
25334
25335
25336
25337
25338
25339
25340
25341
25342
25343
25344
25345
25346
25347
25348
25349
25350
25351
25352
25353
25354
25355
25356
25357
25358
25359
25360
25361
25362
25363
25364
25365
25366
25367
25368
25369
25370
25371
25372
25373
25374
25375
25376
25377
25378
25379
25380
25381
25382
25383
25384
25385
25386
25387
25388
25389
25390
25391
25392
25393
25394
25395
25396
25397
25398
25399
25400
25401
25402
25403
25404
25405
25406
25407
25408
25409
25410
25411
25412
25413
25414
25415
25416
25417
25418
25419
25420
25421
25422
25423
25424
25425
25426
25427
25428
25429
25430
25431
25432
25433
25434
25435
25436
25437
25438
25439
25440
25441
25442
25443
25444
25445
25446
25447
25448
25449
25450
25451
25452
25453
25454
25455
25456
25457
25458
25459
25460
25461
25462
25463
25464
25465
25466
25467
25468
25469
25470
25471
25472
25473
25474
25475
25476
25477
25478
25479
25480
25481
25482
25483
25484
25485
25486
25487
25488
25489
25490
25491
25492
25493
25494
25495
25496
25497
25498
25499
25500
25501
25502
25503
25504
25505
25506
25507
25508
25509
25510
25511
25512
25513
25514
25515
25516
25517
25518
25519
25520
25521
25522
25523
25524
25525
25526
25527
25528
25529
25530
25531
25532
25533
25534
25535
25536
25537
25538
25539
25540
25541
25542
25543
25544
25545
25546
25547
25548
25549
25550
25551
25552
25553
25554
25555
25556
25557
25558
25559
25560
25561
25562
25563
25564
25565
25566
25567
25568
25569
25570
25571
25572
25573
25574
25575
25576
25577
25578
25579
25580
25581
25582
25583
25584
25585
25586
25587
25588
25589
25590
25591
25592
25593
25594
25595
25596
25597
25598
25599
25600
25601
25602
25603
25604
25605
25606
25607
25608
25609
25610
25611
25612
25613
25614
25615
25616
25617
25618
25619
25620
25621
25622
25623
25624
25625
25626
25627
25628
25629
25630
25631
25632
25633
25634
25635
25636
25637
25638
25639
25640
25641
25642
25643
25644
25645
25646
25647
25648
25649
25650
25651
25652
25653
25654
25655
25656
25657
25658
25659
25660
25661
25662
25663
25664
25665
25666
25667
25668
25669
25670
25671
25672
25673
25674
25675
25676
25677
25678
25679
25680
25681
25682
25683
25684
25685
25686
25687
25688
25689
25690
25691
25692
25693
25694
25695
25696
25697
25698
25699
25700
25701
25702
25703
25704
25705
25706
25707
25708
25709
25710
25711
25712
25713
25714
25715
25716
25717
25718
25719
25720
25721
25722
25723
25724
25725
25726
25727
25728
25729
25730
25731
25732
25733
25734
25735
25736
25737
25738
25739
25740
25741
25742
25743
25744
25745
25746
25747
25748
25749
25750
25751
25752
25753
25754
25755
25756
25757
25758
25759
25760
25761
25762
25763
25764
25765
25766
25767
25768
25769
25770
25771
25772
25773
25774
25775
25776
25777
25778
25779
25780
25781
25782
25783
25784
25785
25786
25787
25788
25789
25790
25791
25792
25793
25794
25795
25796
25797
25798
25799
25800
25801
25802
25803
25804
25805
25806
25807
25808
25809
25810
25811
25812
25813
25814
25815
25816
25817
25818
25819
25820
25821
25822
25823
25824
25825
25826
25827
25828
25829
25830
25831
25832
25833
25834
25835
25836
25837
25838
25839
25840
25841
25842
25843
25844
25845
25846
25847
25848
25849
25850
25851
25852
25853
25854
25855
25856
25857
25858
25859
25860
25861
25862
25863
25864
25865
25866
25867
25868
25869
25870
25871
25872
25873
25874
25875
25876
25877
25878
25879
25880
25881
25882
25883
25884
25885
25886
25887
25888
25889
25890
25891
25892
25893
25894
25895
25896
25897
25898
25899
25900
25901
25902
25903
25904
25905
25906
25907
25908
25909
25910
25911
25912
25913
25914
25915
25916
25917
25918
25919
25920
25921
25922
25923
25924
25925
25926
25927
25928
25929
25930
25931
25932
25933
25934
25935
25936
25937
25938
25939
25940
25941
25942
25943
25944
25945
25946
25947
25948
25949
25950
25951
25952
25953
25954
25955
25956
25957
25958
25959
25960
25961
25962
25963
25964
25965
25966
25967
25968
25969
25970
25971
25972
25973
25974
25975
25976
25977
25978
25979
25980
25981
25982
25983
25984
25985
25986
25987
25988
25989
25990
25991
25992
25993
25994
25995
25996
25997
25998
25999
26000
26001
26002
26003
26004
26005
26006
26007
26008
26009
26010
26011
26012
26013
26014
26015
26016
26017
26018
26019
26020
26021
26022
26023
26024
26025
26026
26027
26028
26029
26030
26031
26032
26033
26034
26035
26036
26037
26038
26039
26040
26041
26042
26043
26044
26045
26046
26047
26048
26049
26050
26051
26052
26053
26054
26055
26056
26057
26058
26059
26060
26061
26062
26063
26064
26065
26066
26067
26068
26069
26070
26071
26072
26073
26074
26075
26076
26077
26078
26079
26080
26081
26082
26083
26084
26085
26086
26087
26088
26089
26090
26091
26092
26093
26094
26095
26096
26097
26098
26099
26100
26101
26102
26103
26104
26105
26106
26107
26108
26109
26110
26111
26112
26113
26114
26115
26116
26117
26118
26119
26120
26121
26122
26123
26124
26125
26126
26127
26128
26129
26130
26131
26132
26133
26134
26135
26136
26137
26138
26139
26140
26141
26142
26143
26144
26145
26146
26147
26148
26149
26150
26151
26152
26153
26154
26155
26156
26157
26158
26159
26160
26161
26162
26163
26164
26165
26166
26167
26168
26169
26170
26171
26172
26173
26174
26175
26176
26177
26178
26179
26180
26181
26182
26183
26184
26185
26186
26187
26188
26189
26190
26191
26192
26193
26194
26195
26196
26197
26198
26199
26200
26201
26202
26203
26204
26205
26206
26207
26208
26209
26210
26211
26212
26213
26214
26215
26216
26217
26218
26219
26220
26221
26222
26223
26224
26225
26226
26227
26228
26229
26230
26231
26232
26233
26234
26235
26236
26237
26238
26239
26240
26241
26242
26243
26244
26245
26246
26247
26248
26249
26250
26251
26252
26253
26254
26255
26256
26257
26258
26259
26260
26261
26262
26263
26264
26265
26266
26267
26268
26269
26270
26271
26272
26273
26274
26275
26276
26277
26278
26279
26280
26281
26282
26283
26284
26285
26286
26287
26288
26289
26290
26291
26292
26293
26294
26295
26296
26297
26298
26299
26300
26301
26302
26303
26304
26305
26306
26307
26308
26309
26310
26311
26312
26313
26314
26315
26316
26317
26318
26319
26320
26321
26322
26323
26324
26325
26326
26327
26328
26329
26330
26331
26332
26333
26334
26335
26336
26337
26338
26339
26340
26341
26342
26343
26344
26345
26346
26347
26348
26349
26350
26351
26352
26353
26354
26355
26356
26357
26358
26359
26360
26361
26362
26363
26364
26365
26366
26367
26368
26369
26370
26371
26372
26373
26374
26375
26376
26377
26378
26379
26380
26381
26382
26383
26384
26385
26386
26387
26388
26389
26390
26391
26392
26393
26394
26395
26396
26397
26398
26399
26400
26401
26402
26403
26404
26405
26406
26407
26408
26409
26410
26411
26412
26413
26414
26415
26416
26417
26418
26419
26420
26421
26422
26423
26424
26425
26426
26427
26428
26429
26430
26431
26432
26433
26434
26435
26436
26437
26438
26439
26440
26441
26442
26443
26444
26445
26446
26447
26448
26449
26450
26451
26452
26453
26454
26455
26456
26457
26458
26459
26460
26461
26462
26463
26464
26465
26466
26467
26468
26469
26470
26471
26472
26473
26474
26475
26476
26477
26478
26479
26480
26481
26482
26483
26484
26485
26486
26487
26488
26489
26490
26491
26492
26493
26494
26495
26496
26497
26498
26499
26500
26501
26502
26503
26504
26505
26506
26507
26508
26509
26510
26511
26512
26513
26514
26515
26516
26517
26518
26519
26520
26521
26522
26523
26524
26525
26526
26527
26528
26529
26530
26531
26532
26533
26534
26535
26536
26537
26538
26539
26540
26541
26542
26543
26544
26545
26546
26547
26548
26549
26550
26551
26552
26553
26554
26555
26556
26557
26558
26559
26560
26561
26562
26563
26564
26565
26566
26567
26568
26569
26570
26571
26572
26573
26574
26575
26576
26577
26578
26579
26580
26581
26582
26583
26584
26585
26586
26587
26588
26589
26590
26591
26592
26593
26594
26595
26596
26597
26598
26599
26600
26601
26602
26603
26604
26605
26606
26607
26608
26609
26610
26611
26612
26613
26614
26615
26616
26617
26618
26619
26620
26621
26622
26623
26624
26625
26626
26627
26628
26629
26630
26631
26632
26633
26634
26635
26636
26637
26638
26639
26640
26641
26642
26643
26644
26645
26646
26647
26648
26649
26650
26651
26652
26653
26654
26655
26656
26657
26658
26659
26660
26661
26662
26663
26664
26665
26666
26667
26668
26669
26670
26671
26672
26673
26674
26675
26676
26677
26678
26679
26680
26681
26682
26683
26684
26685
26686
26687
26688
26689
26690
26691
26692
26693
26694
26695
26696
26697
26698
26699
26700
26701
26702
26703
26704
26705
26706
26707
26708
26709
26710
26711
26712
26713
26714
26715
26716
26717
26718
26719
26720
26721
26722
26723
26724
26725
26726
26727
26728
26729
26730
26731
26732
26733
26734
26735
26736
26737
26738
26739
26740
26741
26742
26743
26744
26745
26746
26747
26748
26749
26750
26751
26752
26753
26754
26755
26756
26757
26758
26759
26760
26761
26762
26763
26764
26765
26766
26767
26768
26769
26770
26771
26772
26773
26774
26775
26776
26777
26778
26779
26780
26781
26782
26783
26784
26785
26786
26787
26788
26789
26790
26791
26792
26793
26794
26795
26796
26797
26798
26799
26800
26801
26802
26803
26804
26805
26806
26807
26808
26809
26810
26811
26812
26813
26814
26815
26816
26817
26818
26819
26820
26821
26822
26823
26824
26825
26826
26827
26828
26829
26830
26831
26832
26833
26834
26835
26836
26837
26838
26839
26840
26841
26842
26843
26844
26845
26846
26847
26848
26849
26850
26851
26852
26853
26854
26855
26856
26857
26858
26859
26860
26861
26862
26863
26864
26865
26866
26867
26868
26869
26870
26871
26872
26873
26874
26875
26876
26877
26878
26879
26880
26881
26882
26883
26884
26885
26886
26887
26888
26889
26890
26891
26892
26893
26894
26895
26896
26897
26898
26899
26900
26901
26902
26903
26904
26905
26906
26907
26908
26909
26910
26911
26912
26913
26914
26915
26916
26917
26918
26919
26920
26921
26922
26923
26924
26925
26926
26927
26928
26929
26930
26931
26932
26933
26934
26935
26936
26937
26938
26939
26940
26941
26942
26943
26944
26945
26946
26947
26948
26949
26950
26951
26952
26953
26954
26955
26956
26957
26958
26959
26960
26961
26962
26963
26964
26965
26966
26967
26968
26969
26970
26971
26972
26973
26974
26975
26976
26977
26978
26979
26980
26981
26982
26983
26984
26985
26986
26987
26988
26989
26990
26991
26992
26993
26994
26995
26996
26997
26998
26999
27000
27001
27002
27003
27004
27005
27006
27007
27008
27009
27010
27011
27012
27013
27014
27015
27016
27017
27018
27019
27020
27021
27022
27023
27024
27025
27026
27027
27028
27029
27030
27031
27032
27033
27034
27035
27036
27037
27038
27039
27040
27041
27042
27043
27044
27045
27046
27047
27048
27049
27050
27051
27052
27053
27054
27055
27056
27057
27058
27059
27060
27061
27062
27063
27064
27065
27066
27067
27068
27069
27070
27071
27072
27073
27074
27075
27076
27077
27078
27079
27080
27081
27082
27083
27084
27085
27086
27087
27088
27089
27090
27091
27092
27093
27094
27095
27096
27097
27098
27099
27100
27101
27102
27103
27104
27105
27106
27107
27108
27109
27110
27111
27112
27113
27114
27115
27116
27117
27118
27119
27120
27121
27122
27123
27124
27125
27126
27127
27128
27129
27130
27131
27132
27133
27134
27135
27136
27137
27138
27139
27140
27141
27142
27143
27144
27145
27146
27147
27148
27149
27150
27151
27152
27153
27154
27155
27156
27157
27158
27159
27160
27161
27162
27163
27164
27165
27166
27167
27168
27169
27170
27171
27172
27173
27174
27175
27176
27177
27178
27179
27180
27181
27182
27183
27184
27185
27186
27187
27188
27189
27190
27191
27192
27193
27194
27195
27196
27197
27198
27199
27200
27201
27202
27203
27204
27205
27206
27207
27208
27209
27210
27211
27212
27213
27214
27215
27216
27217
27218
27219
27220
27221
27222
27223
27224
27225
27226
27227
27228
27229
27230
27231
27232
27233
27234
27235
27236
27237
27238
27239
27240
27241
27242
27243
27244
27245
27246
27247
27248
27249
27250
27251
27252
27253
27254
27255
27256
27257
27258
27259
27260
27261
27262
27263
27264
27265
27266
27267
27268
27269
27270
27271
27272
27273
27274
27275
27276
27277
27278
27279
27280
27281
27282
27283
27284
27285
27286
27287
27288
27289
27290
27291
27292
27293
27294
27295
27296
27297
27298
27299
27300
27301
27302
27303
27304
27305
27306
27307
27308
27309
27310
27311
27312
27313
27314
27315
27316
27317
27318
27319
27320
27321
27322
27323
27324
27325
27326
27327
27328
27329
27330
27331
27332
27333
27334
27335
27336
27337
27338
27339
27340
27341
27342
27343
27344
27345
27346
27347
27348
27349
27350
27351
27352
27353
27354
27355
27356
27357
27358
27359
27360
27361
27362
27363
27364
27365
27366
27367
27368
27369
27370
27371
27372
27373
27374
27375
27376
27377
27378
27379
27380
27381
27382
27383
27384
27385
27386
27387
27388
27389
27390
27391
27392
27393
27394
27395
27396
27397
27398
27399
27400
27401
27402
27403
27404
27405
27406
27407
27408
27409
27410
27411
27412
27413
27414
27415
27416
27417
27418
27419
27420
27421
27422
27423
27424
27425
27426
27427
27428
27429
27430
27431
27432
27433
27434
27435
27436
27437
27438
27439
27440
27441
27442
27443
27444
27445
27446
27447
27448
27449
27450
27451
27452
27453
27454
27455
27456
27457
27458
27459
27460
27461
27462
27463
27464
27465
27466
27467
27468
27469
27470
27471
27472
27473
27474
27475
27476
27477
27478
27479
27480
27481
27482
27483
27484
27485
27486
27487
27488
27489
27490
27491
27492
27493
27494
27495
27496
27497
27498
27499
27500
27501
27502
27503
27504
27505
27506
27507
27508
27509
27510
27511
27512
27513
27514
27515
27516
27517
27518
27519
27520
27521
27522
27523
27524
27525
27526
27527
27528
27529
27530
27531
27532
27533
27534
27535
27536
27537
27538
27539
27540
27541
27542
27543
27544
27545
27546
27547
27548
27549
27550
27551
27552
27553
27554
27555
27556
27557
27558
27559
27560
27561
27562
27563
27564
27565
27566
27567
27568
27569
27570
27571
27572
27573
27574
27575
27576
27577
27578
27579
27580
27581
27582
27583
27584
27585
27586
27587
27588
27589
27590
27591
27592
27593
27594
27595
27596
27597
27598
27599
27600
27601
27602
27603
27604
27605
27606
27607
27608
27609
27610
27611
27612
27613
27614
27615
27616
27617
27618
27619
27620
27621
27622
27623
27624
27625
27626
27627
27628
27629
27630
27631
27632
27633
27634
27635
27636
27637
27638
27639
27640
27641
27642
27643
27644
27645
27646
27647
27648
27649
27650
27651
27652
27653
27654
27655
27656
27657
27658
27659
27660
27661
27662
27663
27664
27665
27666
27667
27668
27669
27670
27671
27672
27673
27674
27675
27676
27677
27678
27679
27680
27681
27682
27683
27684
27685
27686
27687
27688
27689
27690
27691
27692
27693
27694
27695
27696
27697
27698
27699
27700
27701
27702
27703
27704
27705
27706
27707
27708
27709
27710
27711
27712
27713
27714
27715
27716
27717
27718
27719
27720
27721
27722
27723
27724
27725
27726
27727
27728
27729
27730
27731
27732
27733
27734
27735
27736
27737
27738
27739
27740
27741
27742
27743
27744
27745
27746
27747
27748
27749
27750
27751
27752
27753
27754
27755
27756
27757
27758
27759
27760
27761
27762
27763
27764
27765
27766
27767
27768
27769
27770
27771
27772
27773
27774
27775
27776
27777
27778
27779
27780
27781
27782
27783
27784
27785
27786
27787
27788
27789
27790
27791
27792
27793
27794
27795
27796
27797
27798
27799
27800
27801
27802
27803
27804
27805
27806
27807
27808
27809
27810
27811
27812
27813
27814
27815
27816
27817
27818
27819
27820
27821
27822
27823
27824
27825
27826
27827
27828
27829
27830
27831
27832
27833
27834
27835
27836
27837
27838
27839
27840
27841
27842
27843
27844
27845
27846
27847
27848
27849
27850
27851
27852
27853
27854
27855
27856
27857
27858
27859
27860
27861
27862
27863
27864
27865
27866
27867
27868
27869
27870
27871
27872
27873
27874
27875
27876
27877
27878
27879
27880
27881
27882
27883
27884
27885
27886
27887
27888
27889
27890
27891
27892
27893
27894
27895
27896
27897
27898
27899
27900
27901
27902
27903
27904
27905
27906
27907
27908
27909
27910
27911
27912
27913
27914
27915
27916
27917
27918
27919
27920
27921
27922
27923
27924
27925
27926
27927
27928
27929
27930
27931
27932
27933
27934
27935
27936
27937
27938
27939
27940
27941
27942
27943
27944
27945
27946
27947
27948
27949
27950
27951
27952
27953
27954
27955
27956
27957
27958
27959
27960
27961
27962
27963
27964
27965
27966
27967
27968
27969
27970
27971
27972
27973
27974
27975
27976
27977
27978
27979
27980
27981
27982
27983
27984
27985
27986
27987
27988
27989
27990
27991
27992
27993
27994
27995
27996
27997
27998
27999
28000
28001
28002
28003
28004
28005
28006
28007
28008
28009
28010
28011
28012
28013
28014
28015
28016
28017
28018
28019
28020
28021
28022
28023
28024
28025
28026
28027
28028
28029
28030
28031
28032
28033
28034
28035
28036
28037
28038
28039
28040
28041
28042
28043
28044
28045
28046
28047
28048
28049
28050
28051
28052
28053
28054
28055
28056
28057
28058
28059
28060
28061
28062
28063
28064
28065
28066
28067
28068
28069
28070
28071
28072
28073
28074
28075
28076
28077
28078
28079
28080
28081
28082
28083
28084
28085
28086
28087
28088
28089
28090
28091
28092
28093
28094
28095
28096
28097
28098
28099
28100
28101
28102
28103
28104
28105
28106
28107
28108
28109
28110
28111
28112
28113
28114
28115
28116
28117
28118
28119
28120
28121
28122
28123
28124
28125
28126
28127
28128
28129
28130
28131
28132
28133
28134
28135
28136
28137
28138
28139
28140
28141
28142
28143
28144
28145
28146
28147
28148
28149
28150
28151
28152
28153
28154
28155
28156
28157
28158
28159
28160
28161
28162
28163
28164
28165
28166
28167
28168
28169
28170
28171
28172
28173
28174
28175
28176
28177
28178
28179
28180
28181
28182
28183
28184
28185
28186
28187
28188
28189
28190
28191
28192
28193
28194
28195
28196
28197
28198
28199
28200
28201
28202
28203
28204
28205
28206
28207
28208
28209
28210
28211
28212
28213
28214
28215
28216
28217
28218
28219
28220
28221
28222
28223
28224
28225
28226
28227
28228
28229
28230
28231
28232
28233
28234
28235
28236
28237
28238
28239
28240
28241
28242
28243
28244
28245
28246
28247
28248
28249
28250
28251
28252
28253
28254
28255
28256
28257
28258
28259
28260
28261
28262
28263
28264
28265
28266
28267
28268
28269
28270
28271
28272
28273
28274
28275
28276
28277
28278
28279
28280
28281
28282
28283
28284
28285
28286
28287
28288
28289
28290
28291
28292
28293
28294
28295
28296
28297
28298
28299
28300
28301
28302
28303
28304
28305
28306
28307
28308
28309
28310
28311
28312
28313
28314
28315
28316
28317
28318
28319
28320
28321
28322
28323
28324
28325
28326
28327
28328
28329
28330
28331
28332
28333
28334
28335
28336
28337
28338
28339
28340
28341
28342
28343
28344
28345
28346
28347
28348
28349
28350
28351
28352
28353
28354
28355
28356
28357
28358
28359
28360
28361
28362
28363
28364
28365
28366
28367
28368
28369
28370
28371
28372
28373
28374
28375
28376
28377
28378
28379
28380
28381
28382
28383
28384
28385
28386
28387
28388
28389
28390
28391
28392
28393
28394
28395
28396
28397
28398
28399
28400
28401
28402
28403
28404
28405
28406
28407
28408
28409
28410
28411
28412
28413
28414
28415
28416
28417
28418
28419
28420
28421
28422
28423
28424
28425
28426
28427
28428
28429
28430
28431
28432
28433
28434
28435
28436
28437
28438
28439
28440
28441
28442
28443
28444
28445
28446
28447
28448
28449
28450
28451
28452
28453
28454
28455
28456
28457
28458
28459
28460
28461
28462
28463
28464
28465
28466
28467
28468
28469
28470
28471
28472
28473
28474
28475
28476
28477
28478
28479
28480
28481
28482
28483
28484
28485
28486
28487
28488
28489
28490
28491
28492
28493
28494
28495
28496
28497
28498
28499
28500
28501
28502
28503
28504
28505
28506
28507
28508
28509
28510
28511
28512
28513
28514
28515
28516
28517
28518
28519
28520
28521
28522
28523
28524
28525
28526
28527
28528
28529
28530
28531
28532
28533
28534
28535
28536
28537
28538
28539
28540
28541
28542
28543
28544
28545
28546
28547
28548
28549
28550
28551
28552
28553
28554
28555
28556
28557
28558
28559
28560
28561
28562
28563
28564
28565
28566
28567
28568
28569
28570
28571
28572
28573
28574
28575
28576
28577
28578
28579
28580
28581
28582
28583
28584
28585
28586
28587
28588
28589
28590
28591
28592
28593
28594
28595
28596
28597
28598
28599
28600
28601
28602
28603
28604
28605
28606
28607
28608
28609
28610
28611
28612
28613
28614
28615
28616
28617
28618
28619
28620
28621
28622
28623
28624
28625
28626
28627
28628
28629
28630
28631
28632
28633
28634
28635
28636
28637
28638
28639
28640
28641
28642
28643
28644
28645
28646
28647
28648
28649
28650
28651
28652
28653
28654
28655
28656
28657
28658
28659
28660
28661
28662
28663
28664
28665
28666
28667
28668
28669
28670
28671
28672
28673
28674
28675
28676
28677
28678
28679
28680
28681
28682
28683
28684
28685
28686
28687
28688
28689
28690
28691
28692
28693
28694
28695
28696
28697
28698
28699
28700
28701
28702
28703
28704
28705
28706
28707
28708
28709
28710
28711
28712
28713
28714
28715
28716
28717
28718
28719
28720
28721
28722
28723
28724
28725
28726
28727
28728
28729
28730
28731
28732
28733
28734
28735
28736
28737
28738
28739
28740
28741
28742
28743
28744
28745
28746
28747
28748
28749
28750
28751
28752
28753
28754
28755
28756
28757
28758
28759
28760
28761
28762
28763
28764
28765
28766
28767
28768
28769
28770
28771
28772
28773
28774
28775
28776
28777
28778
28779
28780
28781
28782
28783
28784
28785
28786
28787
28788
28789
28790
28791
28792
28793
28794
28795
28796
28797
28798
28799
28800
28801
28802
28803
28804
28805
28806
28807
28808
28809
28810
28811
28812
28813
28814
28815
28816
28817
28818
28819
28820
28821
28822
28823
28824
28825
28826
28827
28828
28829
28830
28831
28832
28833
28834
28835
28836
28837
28838
28839
28840
28841
28842
28843
28844
28845
28846
28847
28848
28849
28850
28851
28852
28853
28854
28855
28856
28857
28858
28859
28860
28861
28862
28863
28864
28865
28866
28867
28868
28869
28870
28871
28872
28873
28874
28875
28876
28877
28878
28879
28880
28881
28882
28883
28884
28885
28886
28887
28888
28889
28890
28891
28892
28893
28894
28895
28896
28897
28898
28899
28900
28901
28902
28903
28904
28905
28906
28907
28908
28909
28910
28911
28912
28913
28914
28915
28916
28917
28918
28919
28920
28921
28922
28923
28924
28925
28926
28927
28928
28929
28930
28931
28932
28933
28934
28935
28936
28937
28938
28939
28940
28941
28942
28943
28944
28945
28946
28947
28948
28949
28950
28951
28952
28953
28954
28955
28956
28957
28958
28959
28960
28961
28962
28963
28964
28965
28966
28967
28968
28969
28970
28971
28972
28973
28974
28975
28976
28977
28978
28979
28980
28981
28982
28983
28984
28985
28986
28987
28988
28989
28990
28991
28992
28993
28994
28995
28996
28997
28998
28999
29000
29001
29002
29003
29004
29005
29006
29007
29008
29009
29010
29011
29012
29013
29014
29015
29016
29017
29018
29019
29020
29021
29022
29023
29024
29025
29026
29027
29028
29029
29030
29031
29032
29033
29034
29035
29036
29037
29038
29039
29040
29041
29042
29043
29044
29045
29046
29047
29048
29049
29050
29051
29052
29053
29054
29055
29056
29057
29058
29059
29060
29061
29062
29063
29064
29065
29066
29067
29068
29069
29070
29071
29072
29073
29074
29075
29076
29077
29078
29079
29080
29081
29082
29083
29084
29085
29086
29087
29088
29089
29090
29091
29092
29093
29094
29095
29096
29097
29098
29099
29100
29101
29102
29103
29104
29105
29106
29107
29108
29109
29110
29111
29112
29113
29114
29115
29116
29117
29118
29119
29120
29121
29122
29123
29124
29125
29126
29127
29128
29129
29130
29131
29132
29133
29134
29135
29136
29137
29138
29139
29140
29141
29142
29143
29144
29145
29146
29147
29148
29149
29150
29151
29152
29153
29154
29155
29156
29157
29158
29159
29160
29161
29162
29163
29164
29165
29166
29167
29168
29169
29170
29171
29172
29173
29174
29175
29176
29177
29178
29179
29180
29181
29182
29183
29184
29185
29186
29187
29188
29189
29190
29191
29192
29193
29194
29195
29196
29197
29198
29199
29200
29201
29202
29203
29204
29205
29206
29207
29208
29209
29210
29211
29212
29213
29214
29215
29216
29217
29218
29219
29220
29221
29222
29223
29224
29225
29226
29227
29228
29229
29230
29231
29232
29233
29234
29235
29236
29237
29238
29239
29240
29241
29242
29243
29244
29245
29246
29247
29248
29249
29250
29251
29252
29253
29254
29255
29256
29257
29258
29259
29260
29261
29262
29263
29264
29265
29266
29267
29268
29269
29270
29271
29272
29273
29274
29275
29276
29277
29278
29279
29280
29281
29282
29283
29284
29285
29286
29287
29288
29289
29290
29291
29292
29293
29294
29295
29296
29297
29298
29299
29300
29301
29302
29303
29304
29305
29306
29307
29308
29309
29310
29311
29312
29313
29314
29315
29316
29317
29318
29319
29320
29321
29322
29323
29324
29325
29326
29327
29328
29329
29330
29331
29332
29333
29334
29335
29336
29337
29338
29339
29340
29341
29342
29343
29344
29345
29346
29347
29348
29349
29350
29351
29352
29353
29354
29355
29356
29357
29358
29359
29360
29361
29362
29363
29364
29365
29366
29367
29368
29369
29370
29371
29372
29373
29374
29375
29376
29377
29378
29379
29380
29381
29382
29383
29384
29385
29386
29387
29388
29389
29390
29391
29392
29393
29394
29395
29396
29397
29398
29399
29400
29401
29402
29403
29404
29405
29406
29407
29408
29409
29410
29411
29412
29413
29414
29415
29416
29417
29418
29419
29420
29421
29422
29423
29424
29425
29426
29427
29428
29429
29430
29431
29432
29433
29434
29435
29436
29437
29438
29439
29440
29441
29442
29443
29444
29445
29446
29447
29448
29449
29450
29451
29452
29453
29454
29455
29456
29457
29458
29459
29460
29461
29462
29463
29464
29465
29466
29467
29468
29469
29470
29471
29472
29473
29474
29475
29476
29477
29478
29479
29480
29481
29482
29483
29484
29485
29486
29487
29488
29489
29490
29491
29492
29493
29494
29495
29496
29497
29498
29499
29500
29501
29502
29503
29504
29505
29506
29507
29508
29509
29510
29511
29512
29513
29514
29515
29516
29517
29518
29519
29520
29521
29522
29523
29524
29525
29526
29527
29528
29529
29530
29531
29532
29533
29534
29535
29536
29537
29538
29539
29540
29541
29542
29543
29544
29545
29546
29547
29548
29549
29550
29551
29552
29553
29554
29555
29556
29557
29558
29559
29560
29561
29562
29563
29564
29565
29566
29567
29568
29569
29570
29571
29572
29573
29574
29575
29576
29577
29578
29579
29580
29581
29582
29583
29584
29585
29586
29587
29588
29589
29590
29591
29592
29593
29594
29595
29596
29597
29598
29599
29600
29601
29602
29603
29604
29605
29606
29607
29608
29609
29610
29611
29612
29613
29614
29615
29616
29617
29618
29619
29620
29621
29622
29623
29624
29625
29626
29627
29628
29629
29630
29631
29632
29633
29634
29635
29636
29637
29638
29639
29640
29641
29642
29643
29644
29645
29646
29647
29648
29649
29650
29651
29652
29653
29654
29655
29656
29657
29658
29659
29660
29661
29662
29663
29664
29665
29666
29667
29668
29669
29670
29671
29672
29673
29674
29675
29676
29677
29678
29679
29680
29681
29682
29683
29684
29685
29686
29687
29688
29689
29690
29691
29692
29693
29694
29695
29696
29697
29698
29699
29700
29701
29702
29703
29704
29705
29706
29707
29708
29709
29710
29711
29712
29713
29714
29715
29716
29717
29718
29719
29720
29721
29722
29723
29724
29725
29726
29727
29728
29729
29730
29731
29732
29733
29734
29735
29736
29737
29738
29739
29740
29741
29742
29743
29744
29745
29746
29747
29748
29749
29750
29751
29752
29753
29754
29755
29756
29757
29758
29759
29760
29761
29762
29763
29764
29765
29766
29767
29768
29769
29770
29771
29772
29773
29774
29775
29776
29777
29778
29779
29780
29781
29782
29783
29784
29785
29786
29787
29788
29789
29790
29791
29792
29793
29794
29795
29796
29797
29798
29799
29800
29801
29802
29803
29804
29805
29806
29807
29808
29809
29810
29811
29812
29813
29814
29815
29816
29817
29818
29819
29820
29821
29822
29823
29824
29825
29826
29827
29828
29829
29830
29831
29832
29833
29834
29835
29836
29837
29838
29839
29840
29841
29842
29843
29844
29845
29846
29847
29848
29849
29850
29851
29852
29853
29854
29855
29856
29857
29858
29859
29860
29861
29862
29863
29864
29865
29866
29867
29868
29869
29870
29871
29872
29873
29874
29875
29876
29877
29878
29879
29880
29881
29882
29883
29884
29885
29886
29887
29888
29889
29890
29891
29892
29893
29894
29895
29896
29897
29898
29899
29900
29901
29902
29903
29904
29905
29906
29907
29908
29909
29910
29911
29912
29913
29914
29915
29916
29917
29918
29919
29920
29921
29922
29923
29924
29925
29926
29927
29928
29929
29930
29931
29932
29933
29934
29935
29936
29937
29938
29939
29940
29941
29942
29943
29944
29945
29946
29947
29948
29949
29950
29951
29952
29953
29954
29955
29956
29957
29958
29959
29960
29961
29962
29963
29964
29965
29966
29967
29968
29969
29970
29971
29972
29973
29974
29975
29976
29977
29978
29979
29980
29981
29982
29983
29984
29985
29986
29987
29988
29989
29990
29991
29992
29993
29994
29995
29996
29997
29998
29999
30000
30001
30002
30003
30004
30005
30006
30007
30008
30009
30010
30011
30012
30013
30014
30015
30016
30017
30018
30019
30020
30021
30022
30023
30024
30025
30026
30027
30028
30029
30030
30031
30032
30033
30034
30035
30036
30037
30038
30039
30040
30041
30042
30043
30044
30045
30046
30047
30048
30049
30050
30051
30052
30053
30054
30055
30056
30057
30058
30059
30060
30061
30062
30063
30064
30065
30066
30067
30068
30069
30070
30071
30072
30073
30074
30075
30076
30077
30078
30079
30080
30081
30082
30083
30084
30085
30086
30087
30088
30089
30090
30091
30092
30093
30094
30095
30096
30097
30098
30099
30100
30101
30102
30103
30104
30105
30106
30107
30108
30109
30110
30111
30112
30113
30114
30115
30116
30117
30118
30119
30120
30121
30122
30123
30124
30125
30126
30127
30128
30129
30130
30131
30132
30133
30134
30135
30136
30137
30138
30139
30140
30141
30142
30143
30144
30145
30146
30147
30148
30149
30150
30151
30152
30153
30154
30155
30156
30157
30158
30159
30160
30161
30162
30163
30164
30165
30166
30167
30168
30169
30170
30171
30172
30173
30174
30175
30176
30177
30178
30179
30180
30181
30182
30183
30184
30185
30186
30187
30188
30189
30190
30191
30192
30193
30194
30195
30196
30197
30198
30199
30200
30201
30202
30203
30204
30205
30206
30207
30208
30209
30210
30211
30212
30213
30214
30215
30216
30217
30218
30219
30220
30221
30222
30223
30224
30225
30226
30227
30228
30229
30230
30231
30232
30233
30234
30235
30236
30237
30238
30239
30240
30241
30242
30243
30244
30245
30246
30247
30248
30249
30250
30251
30252
30253
30254
30255
30256
30257
30258
30259
30260
30261
30262
30263
30264
30265
30266
30267
30268
30269
30270
30271
30272
30273
30274
30275
30276
30277
30278
30279
30280
30281
30282
30283
30284
30285
30286
30287
30288
30289
30290
30291
30292
30293
30294
30295
30296
30297
30298
30299
30300
30301
30302
30303
30304
30305
30306
30307
30308
30309
30310
30311
30312
30313
30314
30315
30316
30317
30318
30319
30320
30321
30322
30323
30324
30325
30326
30327
30328
30329
30330
30331
30332
30333
30334
30335
30336
30337
30338
30339
30340
30341
30342
30343
30344
30345
30346
30347
30348
30349
30350
30351
30352
30353
30354
30355
30356
30357
30358
30359
30360
30361
30362
30363
30364
30365
30366
30367
30368
30369
30370
30371
30372
30373
30374
30375
30376
30377
30378
30379
30380
30381
30382
30383
30384
30385
30386
30387
30388
30389
30390
30391
30392
30393
30394
30395
30396
30397
30398
30399
30400
30401
30402
30403
30404
30405
30406
30407
30408
30409
30410
30411
30412
30413
30414
30415
30416
30417
30418
30419
30420
30421
30422
30423
30424
30425
30426
30427
30428
30429
30430
30431
30432
30433
30434
30435
30436
30437
30438
30439
30440
30441
30442
30443
30444
30445
30446
30447
30448
30449
30450
30451
30452
30453
30454
30455
30456
30457
30458
30459
30460
30461
30462
30463
30464
30465
30466
30467
30468
30469
30470
30471
30472
30473
30474
30475
30476
30477
30478
30479
30480
30481
30482
30483
30484
30485
30486
30487
30488
30489
30490
30491
30492
30493
30494
30495
30496
30497
30498
30499
30500
30501
30502
30503
30504
30505
30506
30507
30508
30509
30510
30511
30512
30513
30514
30515
30516
30517
30518
30519
30520
30521
30522
30523
30524
30525
30526
30527
30528
30529
30530
30531
30532
30533
30534
30535
30536
30537
30538
30539
30540
30541
30542
30543
30544
30545
30546
30547
30548
30549
30550
30551
30552
30553
30554
30555
30556
30557
30558
30559
30560
30561
30562
30563
30564
30565
30566
30567
30568
30569
30570
30571
30572
30573
30574
30575
30576
30577
30578
30579
30580
30581
30582
30583
30584
30585
30586
30587
30588
30589
30590
30591
30592
30593
30594
30595
30596
30597
30598
30599
30600
30601
30602
30603
30604
30605
30606
30607
30608
30609
30610
30611
30612
30613
30614
30615
30616
30617
30618
30619
30620
30621
30622
30623
30624
30625
30626
30627
30628
30629
30630
30631
30632
30633
30634
30635
30636
30637
30638
30639
30640
30641
30642
30643
30644
30645
30646
30647
30648
30649
30650
30651
30652
30653
30654
30655
30656
30657
30658
30659
30660
30661
30662
30663
30664
30665
30666
30667
30668
30669
30670
30671
30672
30673
30674
30675
30676
30677
30678
30679
30680
30681
30682
30683
30684
30685
30686
30687
30688
30689
30690
30691
30692
30693
30694
30695
30696
30697
30698
30699
30700
30701
30702
30703
30704
30705
30706
30707
30708
30709
30710
30711
30712
30713
30714
30715
30716
30717
30718
30719
30720
30721
30722
30723
30724
30725
30726
30727
30728
30729
30730
30731
30732
30733
30734
30735
30736
30737
30738
30739
30740
30741
30742
30743
30744
30745
30746
30747
30748
30749
30750
30751
30752
30753
30754
30755
30756
30757
30758
30759
30760
30761
30762
30763
30764
30765
30766
30767
30768
30769
30770
30771
30772
30773
30774
30775
30776
30777
30778
30779
30780
30781
30782
30783
30784
30785
30786
30787
30788
30789
30790
30791
30792
30793
30794
30795
30796
30797
30798
30799
30800
30801
30802
30803
30804
30805
30806
30807
30808
30809
30810
30811
30812
30813
30814
30815
30816
30817
30818
30819
30820
30821
30822
30823
30824
30825
30826
30827
30828
30829
30830
30831
30832
30833
30834
30835
30836
30837
30838
30839
30840
30841
30842
30843
30844
30845
30846
30847
30848
30849
30850
30851
30852
30853
30854
30855
30856
30857
30858
30859
30860
30861
30862
30863
30864
30865
30866
30867
30868
30869
30870
30871
30872
30873
30874
30875
30876
30877
30878
30879
30880
30881
30882
30883
30884
30885
30886
30887
30888
30889
30890
30891
30892
30893
30894
30895
30896
30897
30898
30899
30900
30901
30902
30903
30904
30905
30906
30907
30908
30909
30910
30911
30912
30913
30914
30915
30916
30917
30918
30919
30920
30921
30922
30923
30924
30925
30926
30927
30928
30929
30930
30931
30932
30933
30934
30935
30936
30937
30938
30939
30940
30941
30942
30943
30944
30945
30946
30947
30948
30949
30950
30951
30952
30953
30954
30955
30956
30957
30958
30959
30960
30961
30962
30963
30964
30965
30966
30967
30968
30969
30970
30971
30972
30973
30974
30975
30976
30977
30978
30979
30980
30981
30982
30983
30984
30985
30986
30987
30988
30989
30990
30991
30992
30993
30994
30995
30996
30997
30998
30999
31000
31001
31002
31003
31004
31005
31006
31007
31008
31009
31010
31011
31012
31013
31014
31015
31016
31017
31018
31019
31020
31021
31022
31023
31024
31025
31026
31027
31028
31029
31030
31031
31032
31033
31034
31035
31036
31037
31038
31039
31040
31041
31042
31043
31044
31045
31046
31047
31048
31049
31050
31051
31052
31053
31054
31055
31056
31057
31058
31059
31060
31061
31062
31063
31064
31065
31066
31067
31068
31069
31070
31071
31072
31073
31074
31075
31076
31077
31078
31079
31080
31081
31082
31083
31084
31085
31086
31087
31088
31089
31090
31091
31092
31093
31094
31095
31096
31097
31098
31099
31100
31101
31102
31103
31104
31105
31106
31107
31108
31109
31110
31111
31112
31113
31114
31115
31116
31117
31118
31119
31120
31121
31122
31123
31124
31125
31126
31127
31128
31129
31130
31131
31132
31133
31134
31135
31136
31137
31138
31139
31140
31141
31142
31143
31144
31145
31146
31147
31148
31149
31150
31151
31152
31153
31154
31155
31156
31157
31158
31159
31160
31161
31162
31163
31164
31165
31166
31167
31168
31169
31170
31171
31172
31173
31174
31175
31176
31177
31178
31179
31180
31181
31182
31183
31184
31185
31186
31187
31188
31189
31190
31191
31192
31193
31194
31195
31196
31197
31198
31199
31200
31201
31202
31203
31204
31205
31206
31207
31208
31209
31210
31211
31212
31213
31214
31215
31216
31217
31218
31219
31220
31221
31222
31223
31224
31225
31226
31227
31228
31229
31230
31231
31232
31233
31234
31235
31236
31237
31238
31239
31240
31241
31242
31243
31244
31245
31246
31247
31248
31249
31250
31251
31252
31253
31254
31255
31256
31257
31258
31259
31260
31261
31262
31263
31264
31265
31266
31267
31268
31269
31270
31271
31272
31273
31274
31275
31276
31277
31278
31279
31280
31281
31282
31283
31284
31285
31286
31287
31288
31289
31290
31291
31292
31293
31294
31295
31296
31297
31298
31299
31300
31301
31302
31303
31304
31305
31306
31307
31308
31309
31310
31311
31312
31313
31314
31315
31316
31317
31318
31319
31320
31321
31322
31323
31324
31325
31326
31327
31328
31329
31330
31331
31332
31333
31334
31335
31336
31337
31338
31339
31340
31341
31342
31343
31344
31345
31346
31347
31348
31349
31350
31351
31352
31353
31354
31355
31356
31357
31358
31359
31360
31361
31362
31363
31364
31365
31366
31367
31368
31369
31370
31371
31372
31373
31374
31375
31376
31377
31378
31379
31380
31381
31382
31383
31384
31385
31386
31387
31388
31389
31390
31391
31392
31393
31394
31395
31396
31397
31398
31399
31400
31401
31402
31403
31404
31405
31406
31407
31408
31409
31410
31411
31412
31413
31414
31415
31416
31417
31418
31419
31420
31421
31422
31423
31424
31425
31426
31427
31428
31429
31430
31431
31432
31433
31434
31435
31436
31437
31438
31439
31440
31441
31442
31443
31444
31445
31446
31447
31448
31449
31450
31451
31452
31453
31454
31455
31456
31457
31458
31459
31460
31461
31462
31463
31464
31465
31466
31467
31468
31469
31470
31471
31472
31473
31474
31475
31476
31477
31478
31479
31480
31481
31482
31483
31484
31485
31486
31487
31488
31489
31490
31491
31492
31493
31494
31495
31496
31497
31498
31499
31500
31501
31502
31503
31504
31505
31506
31507
31508
31509
31510
31511
31512
31513
31514
31515
31516
31517
31518
31519
31520
31521
31522
31523
31524
31525
31526
31527
31528
31529
31530
31531
31532
31533
31534
31535
31536
31537
31538
31539
31540
31541
31542
31543
31544
31545
31546
31547
31548
31549
31550
31551
31552
31553
31554
31555
31556
31557
31558
31559
31560
31561
31562
31563
31564
31565
31566
31567
31568
31569
31570
31571
31572
31573
31574
31575
31576
31577
31578
31579
31580
31581
31582
31583
31584
31585
31586
31587
31588
31589
31590
31591
31592
31593
31594
31595
31596
31597
31598
31599
31600
31601
31602
31603
31604
31605
31606
31607
31608
31609
31610
31611
31612
31613
31614
31615
31616
31617
31618
31619
31620
31621
31622
31623
31624
31625
31626
31627
31628
31629
31630
31631
31632
31633
31634
31635
31636
31637
31638
31639
31640
31641
31642
31643
31644
31645
31646
31647
31648
31649
31650
31651
31652
31653
31654
31655
31656
31657
31658
31659
31660
31661
31662
31663
31664
31665
31666
31667
31668
31669
31670
31671
31672
31673
31674
31675
31676
31677
31678
31679
31680
31681
31682
31683
31684
31685
31686
31687
31688
31689
31690
31691
31692
31693
31694
31695
31696
31697
31698
31699
31700
31701
31702
31703
31704
31705
31706
31707
31708
31709
31710
31711
31712
31713
31714
31715
31716
31717
31718
31719
31720
31721
31722
31723
31724
31725
31726
31727
31728
31729
31730
31731
31732
31733
31734
31735
31736
31737
31738
31739
31740
31741
31742
31743
31744
31745
31746
31747
31748
31749
31750
31751
31752
31753
31754
31755
31756
31757
31758
31759
31760
31761
31762
31763
31764
31765
31766
31767
31768
31769
31770
31771
31772
31773
31774
31775
31776
31777
31778
31779
31780
31781
31782
31783
31784
31785
31786
31787
31788
31789
31790
31791
31792
31793
31794
31795
31796
31797
31798
31799
31800
31801
31802
31803
31804
31805
31806
31807
31808
31809
31810
31811
31812
31813
31814
31815
31816
31817
31818
31819
31820
31821
31822
31823
31824
31825
31826
31827
31828
31829
31830
31831
31832
31833
31834
31835
31836
31837
31838
31839
31840
31841
31842
31843
31844
31845
31846
31847
31848
31849
31850
31851
31852
31853
31854
31855
31856
31857
31858
31859
31860
31861
31862
31863
31864
31865
31866
31867
31868
31869
31870
31871
31872
31873
31874
31875
31876
31877
31878
31879
31880
31881
31882
31883
31884
31885
31886
31887
31888
31889
31890
31891
31892
31893
31894
31895
31896
31897
31898
31899
31900
31901
31902
31903
31904
31905
31906
31907
31908
31909
31910
31911
31912
31913
31914
31915
31916
31917
31918
31919
31920
31921
31922
31923
31924
31925
31926
31927
31928
31929
31930
31931
31932
31933
31934
31935
31936
31937
31938
31939
31940
31941
31942
31943
31944
31945
31946
31947
31948
31949
31950
31951
31952
31953
31954
31955
31956
31957
31958
31959
31960
31961
31962
31963
31964
31965
31966
31967
31968
31969
31970
31971
31972
31973
31974
31975
31976
31977
31978
31979
31980
31981
31982
31983
31984
31985
31986
31987
31988
31989
31990
31991
31992
31993
31994
31995
31996
31997
31998
31999
32000
32001
32002
32003
32004
32005
32006
32007
32008
32009
32010
32011
32012
32013
32014
32015
32016
32017
32018
32019
32020
32021
32022
32023
32024
32025
32026
32027
32028
32029
32030
32031
32032
32033
32034
32035
32036
32037
32038
32039
32040
32041
32042
32043
32044
32045
32046
32047
32048
32049
32050
32051
32052
32053
32054
32055
32056
32057
32058
32059
32060
32061
32062
32063
32064
32065
32066
32067
32068
32069
32070
32071
32072
32073
32074
32075
32076
32077
32078
32079
32080
32081
32082
32083
32084
32085
32086
32087
32088
32089
32090
32091
32092
32093
32094
32095
32096
32097
32098
32099
32100
32101
32102
32103
32104
32105
32106
32107
32108
32109
32110
32111
32112
32113
32114
32115
32116
32117
32118
32119
32120
32121
32122
32123
32124
32125
32126
32127
32128
32129
32130
32131
32132
32133
32134
32135
32136
32137
32138
32139
32140
32141
32142
32143
32144
32145
32146
32147
32148
32149
32150
32151
32152
32153
32154
32155
32156
32157
32158
32159
32160
32161
32162
32163
32164
32165
32166
32167
32168
32169
32170
32171
32172
32173
32174
32175
32176
32177
32178
32179
32180
32181
32182
32183
32184
32185
32186
32187
32188
32189
32190
32191
32192
32193
32194
32195
32196
32197
32198
32199
32200
32201
32202
32203
32204
32205
32206
32207
32208
32209
32210
32211
32212
32213
32214
32215
32216
32217
32218
32219
32220
32221
32222
32223
32224
32225
32226
32227
32228
32229
32230
32231
32232
32233
32234
32235
32236
32237
32238
32239
32240
32241
32242
32243
32244
32245
32246
32247
32248
32249
32250
32251
32252
32253
32254
32255
32256
32257
32258
32259
32260
32261
32262
32263
32264
32265
32266
32267
32268
32269
32270
32271
32272
32273
32274
32275
32276
32277
32278
32279
32280
32281
32282
32283
32284
32285
32286
32287
32288
32289
32290
32291
32292
32293
32294
32295
32296
32297
32298
32299
32300
32301
32302
32303
32304
32305
32306
32307
32308
32309
32310
32311
32312
32313
32314
32315
32316
32317
32318
32319
32320
32321
32322
32323
32324
32325
32326
32327
32328
32329
32330
32331
32332
32333
32334
32335
32336
32337
32338
32339
32340
32341
32342
32343
32344
32345
32346
32347
32348
32349
32350
32351
32352
32353
32354
32355
32356
32357
32358
32359
32360
32361
32362
32363
32364
32365
32366
32367
32368
32369
32370
32371
32372
32373
32374
32375
32376
32377
32378
32379
32380
32381
32382
32383
32384
32385
32386
32387
32388
32389
32390
32391
32392
32393
32394
32395
32396
32397
32398
32399
32400
32401
32402
32403
32404
32405
32406
32407
32408
32409
32410
32411
32412
32413
32414
32415
32416
32417
32418
32419
32420
32421
32422
32423
32424
32425
32426
32427
32428
32429
32430
32431
32432
32433
32434
32435
32436
32437
32438
32439
32440
32441
32442
32443
32444
32445
32446
32447
32448
32449
32450
32451
32452
32453
32454
32455
32456
32457
32458
32459
32460
32461
32462
32463
32464
32465
32466
32467
32468
32469
32470
32471
32472
32473
32474
32475
32476
32477
32478
32479
32480
32481
32482
32483
32484
32485
32486
32487
32488
32489
32490
32491
32492
32493
32494
32495
32496
32497
32498
32499
32500
32501
32502
32503
32504
32505
32506
32507
32508
32509
32510
32511
32512
32513
32514
32515
32516
32517
32518
32519
32520
32521
32522
32523
32524
32525
32526
32527
32528
32529
32530
32531
32532
32533
32534
32535
32536
32537
32538
32539
32540
32541
32542
32543
32544
32545
32546
32547
32548
32549
32550
32551
32552
32553
32554
32555
32556
32557
32558
32559
32560
32561
32562
32563
32564
32565
32566
32567
32568
32569
32570
32571
32572
32573
32574
32575
32576
32577
32578
32579
32580
32581
32582
32583
32584
32585
32586
32587
32588
32589
32590
32591
32592
32593
32594
32595
32596
32597
32598
32599
32600
32601
32602
32603
32604
32605
32606
32607
32608
32609
32610
32611
32612
32613
32614
32615
32616
32617
32618
32619
32620
32621
32622
32623
32624
32625
32626
32627
32628
32629
32630
32631
32632
32633
32634
32635
32636
32637
32638
32639
32640
32641
32642
32643
32644
32645
32646
32647
32648
32649
32650
32651
32652
32653
32654
32655
32656
32657
32658
32659
32660
32661
32662
32663
32664
32665
32666
32667
32668
32669
32670
32671
32672
32673
32674
32675
32676
32677
32678
32679
32680
32681
32682
32683
32684
32685
32686
32687
32688
32689
32690
32691
32692
32693
32694
32695
32696
32697
32698
32699
32700
32701
32702
32703
32704
32705
32706
32707
32708
32709
32710
32711
32712
32713
32714
32715
32716
32717
32718
32719
32720
32721
32722
32723
32724
32725
32726
32727
32728
32729
32730
32731
32732
32733
32734
32735
32736
32737
32738
32739
32740
32741
32742
32743
32744
32745
32746
32747
32748
32749
32750
32751
32752
32753
32754
32755
32756
32757
32758
32759
32760
32761
32762
32763
32764
32765
32766
32767
32768
32769
32770
32771
32772
32773
32774
32775
32776
32777
32778
32779
32780
32781
32782
32783
32784
32785
32786
32787
32788
32789
32790
32791
32792
32793
32794
32795
32796
32797
32798
32799
32800
32801
32802
32803
32804
32805
32806
32807
32808
32809
32810
32811
32812
32813
32814
32815
32816
32817
32818
32819
32820
32821
32822
32823
32824
32825
32826
32827
32828
32829
32830
32831
32832
32833
32834
32835
32836
32837
32838
32839
32840
32841
32842
32843
32844
32845
32846
32847
32848
32849
32850
32851
32852
32853
32854
32855
32856
32857
32858
32859
32860
32861
32862
32863
32864
32865
32866
32867
32868
32869
32870
32871
32872
32873
32874
32875
32876
32877
32878
32879
32880
32881
32882
32883
32884
32885
32886
32887
32888
32889
32890
32891
32892
32893
32894
32895
32896
32897
32898
32899
32900
32901
32902
32903
32904
32905
32906
32907
32908
32909
32910
32911
32912
32913
32914
32915
32916
32917
32918
32919
32920
32921
32922
32923
32924
32925
32926
32927
32928
32929
32930
32931
32932
32933
32934
32935
32936
32937
32938
32939
32940
32941
32942
32943
32944
32945
32946
32947
32948
32949
32950
32951
32952
32953
32954
32955
32956
32957
32958
32959
32960
32961
32962
32963
32964
32965
32966
32967
32968
32969
32970
32971
32972
32973
32974
32975
32976
32977
32978
32979
32980
32981
32982
32983
32984
32985
32986
32987
32988
32989
32990
32991
32992
32993
32994
32995
32996
32997
32998
32999
33000
33001
33002
33003
33004
33005
33006
33007
33008
33009
33010
33011
33012
33013
33014
33015
33016
33017
33018
33019
33020
33021
33022
33023
33024
33025
33026
33027
33028
33029
33030
33031
33032
33033
33034
33035
33036
33037
33038
33039
33040
33041
33042
33043
33044
33045
33046
33047
33048
33049
33050
33051
33052
33053
33054
33055
33056
33057
33058
33059
33060
33061
33062
33063
33064
33065
33066
33067
33068
33069
33070
33071
33072
33073
33074
33075
33076
33077
33078
33079
33080
33081
33082
33083
33084
33085
33086
33087
33088
33089
33090
33091
33092
33093
33094
33095
33096
33097
33098
33099
33100
33101
33102
33103
33104
33105
33106
33107
33108
33109
33110
33111
33112
33113
33114
33115
33116
33117
33118
33119
33120
33121
33122
33123
33124
33125
33126
33127
33128
33129
33130
33131
33132
33133
33134
33135
33136
33137
33138
33139
33140
33141
33142
33143
33144
33145
33146
33147
33148
33149
33150
33151
33152
33153
33154
33155
33156
33157
33158
33159
33160
33161
33162
33163
33164
33165
33166
33167
33168
33169
33170
33171
33172
33173
33174
33175
33176
33177
33178
33179
33180
33181
33182
33183
33184
33185
33186
33187
33188
33189
33190
33191
33192
33193
33194
33195
33196
33197
33198
33199
33200
33201
33202
33203
33204
33205
33206
33207
33208
33209
33210
33211
33212
33213
33214
33215
33216
33217
33218
33219
33220
33221
33222
33223
33224
33225
33226
33227
33228
33229
33230
33231
33232
33233
33234
33235
33236
33237
33238
33239
33240
33241
33242
33243
33244
33245
33246
33247
33248
33249
33250
33251
33252
33253
33254
33255
33256
33257
33258
33259
33260
33261
33262
33263
33264
33265
33266
33267
33268
33269
33270
33271
33272
33273
33274
33275
33276
33277
33278
33279
33280
33281
33282
33283
33284
33285
33286
33287
33288
33289
33290
33291
33292
33293
33294
33295
33296
33297
33298
33299
33300
33301
33302
33303
33304
33305
33306
33307
33308
33309
33310
33311
33312
33313
33314
33315
33316
33317
33318
33319
33320
33321
33322
33323
33324
33325
33326
33327
33328
33329
33330
33331
33332
33333
33334
33335
33336
33337
33338
33339
33340
33341
33342
33343
33344
33345
33346
33347
33348
33349
33350
33351
33352
33353
33354
33355
33356
33357
33358
33359
33360
33361
33362
33363
33364
33365
33366
33367
33368
33369
33370
33371
33372
33373
33374
33375
33376
33377
33378
33379
33380
33381
33382
33383
33384
33385
33386
33387
33388
33389
33390
33391
33392
33393
33394
33395
33396
33397
33398
33399
33400
33401
33402
33403
33404
33405
33406
33407
33408
33409
33410
33411
33412
33413
33414
33415
33416
33417
33418
33419
33420
33421
33422
33423
33424
33425
33426
33427
33428
33429
33430
33431
33432
33433
33434
33435
33436
33437
33438
33439
33440
33441
33442
33443
33444
33445
33446
33447
33448
33449
33450
33451
33452
33453
33454
33455
33456
33457
33458
33459
33460
33461
33462
33463
33464
33465
33466
33467
33468
33469
33470
33471
33472
33473
33474
33475
33476
33477
33478
33479
33480
33481
33482
33483
33484
33485
33486
33487
33488
33489
33490
33491
33492
33493
33494
33495
33496
33497
33498
33499
33500
33501
33502
33503
33504
33505
33506
33507
33508
33509
33510
33511
33512
33513
33514
33515
33516
33517
33518
33519
33520
33521
33522
33523
33524
33525
33526
33527
33528
33529
33530
33531
33532
33533
33534
33535
33536
33537
33538
33539
33540
33541
33542
33543
33544
33545
33546
33547
33548
33549
33550
33551
33552
33553
33554
33555
33556
33557
33558
33559
33560
33561
33562
33563
33564
33565
33566
33567
33568
33569
33570
33571
33572
33573
33574
33575
33576
33577
33578
33579
33580
33581
33582
33583
33584
33585
33586
33587
33588
33589
33590
33591
33592
33593
33594
33595
33596
33597
33598
33599
33600
33601
33602
33603
33604
33605
33606
33607
33608
33609
33610
33611
33612
33613
33614
33615
33616
33617
33618
33619
33620
33621
33622
33623
33624
33625
33626
33627
33628
33629
33630
33631
33632
33633
33634
33635
33636
33637
33638
33639
33640
33641
33642
33643
33644
33645
33646
33647
33648
33649
33650
33651
33652
33653
33654
33655
33656
33657
33658
33659
33660
33661
33662
33663
33664
33665
33666
33667
33668
33669
33670
33671
33672
33673
33674
33675
33676
33677
33678
33679
33680
33681
33682
33683
33684
33685
33686
33687
33688
33689
33690
33691
33692
33693
33694
33695
33696
33697
33698
33699
33700
33701
33702
33703
33704
33705
33706
33707
33708
33709
33710
33711
33712
33713
33714
33715
33716
33717
33718
33719
33720
33721
33722
33723
33724
33725
33726
33727
33728
33729
33730
33731
33732
33733
33734
33735
33736
33737
33738
33739
33740
33741
33742
33743
33744
33745
33746
33747
33748
33749
33750
33751
33752
33753
33754
33755
33756
33757
33758
33759
33760
33761
33762
33763
33764
33765
33766
33767
33768
33769
33770
33771
33772
33773
33774
33775
33776
33777
33778
33779
33780
33781
33782
33783
33784
33785
33786
33787
33788
33789
33790
33791
33792
33793
33794
33795
33796
33797
33798
33799
33800
33801
33802
33803
33804
33805
33806
33807
33808
33809
33810
33811
33812
33813
33814
33815
33816
33817
33818
33819
33820
33821
33822
33823
33824
33825
33826
33827
33828
33829
33830
33831
33832
33833
33834
33835
33836
33837
33838
33839
33840
33841
33842
33843
33844
33845
33846
33847
33848
33849
33850
33851
33852
33853
33854
33855
33856
33857
33858
33859
33860
33861
33862
33863
33864
33865
33866
33867
33868
33869
33870
33871
33872
33873
33874
33875
33876
33877
33878
33879
33880
33881
33882
33883
33884
33885
33886
33887
33888
33889
33890
33891
33892
33893
33894
33895
33896
33897
33898
33899
33900
33901
33902
33903
33904
33905
33906
33907
33908
33909
33910
33911
33912
33913
33914
33915
33916
33917
33918
33919
33920
33921
33922
33923
33924
33925
33926
33927
33928
33929
33930
33931
33932
33933
33934
33935
33936
33937
33938
33939
33940
33941
33942
33943
33944
33945
33946
33947
33948
33949
33950
33951
33952
33953
33954
33955
33956
33957
33958
33959
33960
33961
33962
33963
33964
33965
33966
33967
33968
33969
33970
33971
33972
33973
33974
33975
33976
33977
33978
33979
33980
33981
33982
33983
33984
33985
33986
33987
33988
33989
33990
33991
33992
33993
33994
33995
33996
33997
33998
33999
34000
34001
34002
34003
34004
34005
34006
34007
34008
34009
34010
34011
34012
34013
34014
34015
34016
34017
34018
34019
34020
34021
34022
34023
34024
34025
34026
34027
34028
34029
34030
34031
34032
34033
34034
34035
34036
34037
34038
34039
34040
34041
34042
34043
34044
34045
34046
34047
34048
34049
34050
34051
34052
34053
34054
34055
34056
34057
34058
34059
34060
34061
34062
34063
34064
34065
34066
34067
34068
34069
34070
34071
34072
34073
34074
34075
34076
34077
34078
34079
34080
34081
34082
34083
34084
34085
34086
34087
34088
34089
34090
34091
34092
34093
34094
34095
34096
34097
34098
34099
34100
34101
34102
34103
34104
34105
34106
34107
34108
34109
34110
34111
34112
34113
34114
34115
34116
34117
34118
34119
34120
34121
34122
34123
34124
34125
34126
34127
34128
34129
34130
34131
34132
34133
34134
34135
34136
34137
34138
34139
34140
34141
34142
34143
34144
34145
34146
34147
34148
34149
34150
34151
34152
34153
34154
34155
34156
34157
34158
34159
34160
34161
34162
34163
34164
34165
34166
34167
34168
34169
34170
34171
34172
34173
34174
34175
34176
34177
34178
34179
34180
34181
34182
34183
34184
34185
34186
34187
34188
34189
34190
34191
34192
34193
34194
34195
34196
34197
34198
34199
34200
34201
34202
34203
34204
34205
34206
34207
34208
34209
34210
34211
34212
34213
34214
34215
34216
34217
34218
34219
34220
34221
34222
34223
34224
34225
34226
34227
34228
34229
34230
34231
34232
34233
34234
34235
34236
34237
34238
34239
34240
34241
34242
34243
34244
34245
34246
34247
34248
34249
34250
34251
34252
34253
34254
34255
34256
34257
34258
34259
34260
34261
34262
34263
34264
34265
34266
34267
34268
34269
34270
34271
34272
34273
34274
34275
34276
34277
34278
34279
34280
34281
34282
34283
34284
34285
34286
34287
34288
34289
34290
34291
34292
34293
34294
34295
34296
34297
34298
34299
34300
34301
34302
34303
34304
34305
34306
34307
34308
34309
34310
34311
34312
34313
34314
34315
34316
34317
34318
34319
34320
34321
34322
34323
34324
34325
34326
34327
34328
34329
34330
34331
34332
34333
34334
34335
34336
34337
34338
34339
34340
34341
34342
34343
34344
34345
34346
34347
34348
34349
34350
34351
34352
34353
34354
34355
34356
34357
34358
34359
34360
34361
34362
34363
34364
34365
34366
34367
34368
34369
34370
34371
34372
34373
34374
34375
34376
34377
34378
34379
34380
34381
34382
34383
34384
34385
34386
34387
34388
34389
34390
34391
34392
34393
34394
34395
34396
34397
34398
34399
34400
34401
34402
34403
34404
34405
34406
34407
34408
34409
34410
34411
34412
34413
34414
34415
34416
34417
34418
34419
34420
34421
34422
34423
34424
34425
34426
34427
34428
34429
34430
34431
34432
34433
34434
34435
34436
34437
34438
34439
34440
34441
34442
34443
34444
34445
34446
34447
34448
34449
34450
34451
34452
34453
34454
34455
34456
34457
34458
34459
34460
34461
34462
34463
34464
34465
34466
34467
34468
34469
34470
34471
34472
34473
34474
34475
34476
34477
34478
34479
34480
34481
34482
34483
34484
34485
34486
34487
34488
34489
34490
34491
34492
34493
34494
34495
34496
34497
34498
34499
34500
34501
34502
34503
34504
34505
34506
34507
34508
34509
34510
34511
34512
34513
34514
34515
34516
34517
34518
34519
34520
34521
34522
34523
34524
34525
34526
34527
34528
34529
34530
34531
34532
34533
34534
34535
34536
34537
34538
34539
34540
34541
34542
34543
34544
34545
34546
34547
34548
34549
34550
34551
34552
34553
34554
34555
34556
34557
34558
34559
34560
34561
34562
34563
34564
34565
34566
34567
34568
34569
34570
34571
34572
34573
34574
34575
34576
34577
34578
34579
34580
34581
34582
34583
34584
34585
34586
34587
34588
34589
34590
34591
34592
34593
34594
34595
34596
34597
34598
34599
34600
34601
34602
34603
34604
34605
34606
34607
34608
34609
34610
34611
34612
34613
34614
34615
34616
34617
34618
34619
34620
34621
34622
34623
34624
34625
34626
34627
34628
34629
34630
34631
34632
34633
34634
34635
34636
34637
34638
34639
34640
34641
34642
34643
34644
34645
34646
34647
34648
34649
34650
34651
34652
34653
34654
34655
34656
34657
34658
34659
34660
34661
34662
34663
34664
34665
34666
34667
34668
34669
34670
34671
34672
34673
34674
34675
34676
34677
34678
34679
34680
34681
34682
34683
34684
34685
34686
34687
34688
34689
34690
34691
34692
34693
34694
34695
34696
34697
34698
34699
34700
34701
34702
34703
34704
34705
34706
34707
34708
34709
34710
34711
34712
34713
34714
34715
34716
34717
34718
34719
34720
34721
34722
34723
34724
34725
34726
34727
34728
34729
34730
34731
34732
34733
34734
34735
34736
34737
34738
34739
34740
34741
34742
34743
34744
34745
34746
34747
34748
34749
34750
34751
34752
34753
34754
34755
34756
34757
34758
34759
34760
34761
34762
34763
34764
34765
34766
34767
34768
34769
34770
34771
34772
34773
34774
34775
34776
34777
34778
34779
34780
34781
34782
34783
34784
34785
34786
34787
34788
34789
34790
34791
34792
34793
34794
34795
34796
34797
34798
34799
34800
34801
34802
34803
34804
34805
34806
34807
34808
34809
34810
34811
34812
34813
34814
34815
34816
34817
34818
34819
34820
34821
34822
34823
34824
34825
34826
34827
34828
34829
34830
34831
34832
34833
34834
34835
34836
34837
34838
34839
34840
34841
34842
34843
34844
34845
34846
34847
34848
34849
34850
34851
34852
34853
34854
34855
34856
34857
34858
34859
34860
34861
34862
34863
34864
34865
34866
34867
34868
34869
34870
34871
34872
34873
34874
34875
34876
34877
34878
34879
34880
34881
34882
34883
34884
34885
34886
34887
34888
34889
34890
34891
34892
34893
34894
34895
34896
34897
34898
34899
34900
34901
34902
34903
34904
34905
34906
34907
34908
34909
34910
34911
34912
34913
34914
34915
34916
34917
34918
34919
34920
34921
34922
34923
34924
34925
34926
34927
34928
34929
34930
34931
34932
34933
34934
34935
34936
34937
34938
34939
34940
34941
34942
34943
34944
34945
34946
34947
34948
34949
34950
34951
34952
34953
34954
34955
34956
34957
34958
34959
34960
34961
34962
34963
34964
34965
34966
34967
34968
34969
34970
34971
34972
34973
34974
34975
34976
34977
34978
34979
34980
34981
34982
34983
34984
34985
34986
34987
34988
34989
34990
34991
34992
34993
34994
34995
34996
34997
34998
34999
35000
35001
35002
35003
35004
35005
35006
35007
35008
35009
35010
35011
35012
35013
35014
35015
35016
35017
35018
35019
35020
35021
35022
35023
35024
35025
35026
35027
35028
35029
35030
35031
35032
35033
35034
35035
35036
35037
35038
35039
35040
35041
35042
35043
35044
35045
35046
35047
35048
35049
35050
35051
35052
35053
35054
35055
35056
35057
35058
35059
35060
35061
35062
35063
35064
35065
35066
35067
35068
35069
35070
35071
35072
35073
35074
35075
35076
35077
35078
35079
35080
35081
35082
35083
35084
35085
35086
35087
35088
35089
35090
35091
35092
35093
35094
35095
35096
35097
35098
35099
35100
35101
35102
35103
35104
35105
35106
35107
35108
35109
35110
35111
35112
35113
35114
35115
35116
35117
35118
35119
35120
35121
35122
35123
35124
35125
35126
35127
35128
35129
35130
35131
35132
35133
35134
35135
35136
35137
35138
35139
35140
35141
35142
35143
35144
35145
35146
35147
35148
35149
35150
35151
35152
35153
35154
35155
35156
35157
35158
35159
35160
35161
35162
35163
35164
35165
35166
35167
35168
35169
35170
35171
35172
35173
35174
35175
35176
35177
35178
35179
35180
35181
35182
35183
35184
35185
35186
35187
35188
35189
35190
35191
35192
35193
35194
35195
35196
35197
35198
35199
35200
35201
35202
35203
35204
35205
35206
35207
35208
35209
35210
35211
35212
35213
35214
35215
35216
35217
35218
35219
35220
35221
35222
35223
35224
35225
35226
35227
35228
35229
35230
35231
35232
35233
35234
35235
35236
35237
35238
35239
35240
35241
35242
35243
35244
35245
35246
35247
35248
35249
35250
35251
35252
35253
35254
35255
35256
35257
35258
35259
35260
35261
35262
35263
35264
35265
35266
35267
35268
35269
35270
35271
35272
35273
35274
35275
35276
35277
35278
35279
35280
35281
35282
35283
35284
35285
35286
35287
35288
35289
35290
35291
35292
35293
35294
35295
35296
35297
35298
35299
35300
35301
35302
35303
35304
35305
35306
35307
35308
35309
35310
35311
35312
35313
35314
35315
35316
35317
35318
35319
35320
35321
35322
35323
35324
35325
35326
35327
35328
35329
35330
35331
35332
35333
35334
35335
35336
35337
35338
35339
35340
35341
35342
35343
35344
35345
35346
35347
35348
35349
35350
35351
35352
35353
35354
35355
35356
35357
35358
35359
35360
35361
35362
35363
35364
35365
35366
35367
35368
35369
35370
35371
35372
35373
35374
35375
35376
35377
35378
35379
35380
35381
35382
35383
35384
35385
35386
35387
35388
35389
35390
35391
35392
35393
35394
35395
35396
35397
35398
35399
35400
35401
35402
35403
35404
35405
35406
35407
35408
35409
35410
35411
35412
35413
35414
35415
35416
35417
35418
35419
35420
35421
35422
35423
35424
35425
35426
35427
35428
35429
35430
35431
35432
35433
35434
35435
35436
35437
35438
35439
35440
35441
35442
35443
35444
35445
35446
35447
35448
35449
35450
35451
35452
35453
35454
35455
35456
35457
35458
35459
35460
35461
35462
35463
35464
35465
35466
35467
35468
35469
35470
35471
35472
35473
35474
35475
35476
35477
35478
35479
35480
35481
35482
35483
35484
35485
35486
35487
35488
35489
35490
35491
35492
35493
35494
35495
35496
35497
35498
35499
35500
35501
35502
35503
35504
35505
35506
35507
35508
35509
35510
35511
35512
35513
35514
35515
35516
35517
35518
35519
35520
35521
35522
35523
35524
35525
35526
35527
35528
35529
35530
35531
35532
35533
35534
35535
35536
35537
35538
35539
35540
35541
35542
35543
35544
35545
35546
35547
35548
35549
35550
35551
35552
35553
35554
35555
35556
35557
35558
35559
35560
35561
35562
35563
35564
35565
35566
35567
35568
35569
35570
35571
35572
35573
35574
35575
35576
35577
35578
35579
35580
35581
35582
35583
35584
35585
35586
35587
35588
35589
35590
35591
35592
35593
35594
35595
35596
35597
35598
35599
35600
35601
35602
35603
35604
35605
35606
35607
35608
35609
35610
35611
35612
35613
35614
35615
35616
35617
35618
35619
35620
35621
35622
35623
35624
35625
35626
35627
35628
35629
35630
35631
35632
35633
35634
35635
35636
35637
35638
35639
35640
35641
35642
35643
35644
35645
35646
35647
35648
35649
35650
35651
35652
35653
35654
35655
35656
35657
35658
35659
35660
35661
35662
35663
35664
35665
35666
35667
35668
35669
35670
35671
35672
35673
35674
35675
35676
35677
35678
35679
35680
35681
35682
35683
35684
35685
35686
35687
35688
35689
35690
35691
35692
35693
35694
35695
35696
35697
35698
35699
35700
35701
35702
35703
35704
35705
35706
35707
35708
35709
35710
35711
35712
35713
35714
35715
35716
35717
35718
35719
35720
35721
35722
35723
35724
35725
35726
35727
35728
35729
35730
35731
35732
35733
35734
35735
35736
35737
35738
35739
35740
35741
35742
35743
35744
35745
35746
35747
35748
35749
35750
35751
35752
35753
35754
35755
35756
35757
35758
35759
35760
35761
35762
35763
35764
35765
35766
35767
35768
35769
35770
35771
35772
35773
35774
35775
35776
35777
35778
35779
35780
35781
35782
35783
35784
35785
35786
35787
35788
35789
35790
35791
35792
35793
35794
35795
35796
35797
35798
35799
35800
35801
35802
35803
35804
35805
35806
35807
35808
35809
35810
35811
35812
35813
35814
35815
35816
35817
35818
35819
35820
35821
35822
35823
35824
35825
35826
35827
35828
35829
35830
35831
35832
35833
35834
35835
35836
35837
35838
35839
35840
35841
35842
35843
35844
35845
35846
35847
35848
35849
35850
35851
35852
35853
35854
35855
35856
35857
35858
35859
35860
35861
35862
35863
35864
35865
35866
35867
35868
35869
35870
35871
35872
35873
35874
35875
35876
35877
35878
35879
35880
35881
35882
35883
35884
35885
35886
35887
35888
35889
35890
35891
35892
35893
35894
35895
35896
35897
35898
35899
35900
35901
35902
35903
35904
35905
35906
35907
35908
35909
35910
35911
35912
35913
35914
35915
35916
35917
35918
35919
35920
35921
35922
35923
35924
35925
35926
35927
35928
35929
35930
35931
35932
35933
35934
35935
35936
35937
35938
35939
35940
35941
35942
35943
35944
35945
35946
35947
35948
35949
35950
35951
35952
35953
35954
35955
35956
35957
35958
35959
35960
35961
35962
35963
35964
35965
35966
35967
35968
35969
35970
35971
35972
35973
35974
35975
35976
35977
35978
35979
35980
35981
35982
35983
35984
35985
35986
35987
35988
35989
35990
35991
35992
35993
35994
35995
35996
35997
35998
35999
36000
36001
36002
36003
36004
36005
36006
36007
36008
36009
36010
36011
36012
36013
36014
36015
36016
36017
36018
36019
36020
36021
36022
36023
36024
36025
36026
36027
36028
36029
36030
36031
36032
36033
36034
36035
36036
36037
36038
36039
36040
36041
36042
36043
36044
36045
36046
36047
36048
36049
36050
36051
36052
36053
36054
36055
36056
36057
36058
36059
36060
36061
36062
36063
36064
36065
36066
36067
36068
36069
36070
36071
36072
36073
36074
36075
36076
36077
36078
36079
36080
36081
36082
36083
36084
36085
36086
36087
36088
36089
36090
36091
36092
36093
36094
36095
36096
36097
36098
36099
36100
36101
36102
36103
36104
36105
36106
36107
36108
36109
36110
36111
36112
36113
36114
36115
36116
36117
36118
36119
36120
36121
36122
36123
36124
36125
36126
36127
36128
36129
36130
36131
36132
36133
36134
36135
36136
36137
36138
36139
36140
36141
36142
36143
36144
36145
36146
36147
36148
36149
36150
36151
36152
36153
36154
36155
36156
36157
36158
36159
36160
36161
36162
36163
36164
36165
36166
36167
36168
36169
36170
36171
36172
36173
36174
36175
36176
36177
36178
36179
36180
36181
36182
36183
36184
36185
36186
36187
36188
36189
36190
36191
36192
36193
36194
36195
36196
36197
36198
36199
36200
36201
36202
36203
36204
36205
36206
36207
36208
36209
36210
36211
36212
36213
36214
36215
36216
36217
36218
36219
36220
36221
36222
36223
36224
36225
36226
36227
36228
36229
36230
36231
36232
36233
36234
36235
36236
36237
36238
36239
36240
36241
36242
36243
36244
36245
36246
36247
36248
36249
36250
36251
36252
36253
36254
36255
36256
36257
36258
36259
36260
36261
36262
36263
36264
36265
36266
36267
36268
36269
36270
36271
36272
36273
36274
36275
36276
36277
36278
36279
36280
36281
36282
36283
36284
36285
36286
36287
36288
36289
36290
36291
36292
36293
36294
36295
36296
36297
36298
36299
36300
36301
36302
36303
36304
36305
36306
36307
36308
36309
36310
36311
36312
36313
36314
36315
36316
36317
36318
36319
36320
36321
36322
36323
36324
36325
36326
36327
36328
36329
36330
36331
36332
36333
36334
36335
36336
36337
36338
36339
36340
36341
36342
36343
36344
36345
36346
36347
36348
36349
36350
36351
36352
36353
36354
36355
36356
36357
36358
36359
36360
36361
36362
36363
36364
36365
36366
36367
36368
36369
36370
36371
36372
36373
36374
36375
36376
36377
36378
36379
36380
36381
36382
36383
36384
36385
36386
36387
36388
36389
36390
36391
36392
36393
36394
36395
36396
36397
36398
36399
36400
36401
36402
36403
36404
36405
36406
36407
36408
36409
36410
36411
36412
36413
36414
36415
36416
36417
36418
36419
36420
36421
36422
36423
36424
36425
36426
36427
36428
36429
36430
36431
36432
36433
36434
36435
36436
36437
36438
36439
36440
36441
36442
36443
36444
36445
36446
36447
36448
36449
36450
36451
36452
36453
36454
36455
36456
36457
36458
36459
36460
36461
36462
36463
36464
36465
36466
36467
36468
36469
36470
36471
36472
36473
36474
36475
36476
36477
36478
36479
36480
36481
36482
36483
36484
36485
36486
36487
36488
36489
36490
36491
36492
36493
36494
36495
36496
36497
36498
36499
36500
36501
36502
36503
36504
36505
36506
36507
36508
36509
36510
36511
36512
36513
36514
36515
36516
36517
36518
36519
36520
36521
36522
36523
36524
36525
36526
36527
36528
36529
36530
36531
36532
36533
36534
36535
36536
36537
36538
36539
36540
36541
36542
36543
36544
36545
36546
36547
36548
36549
36550
36551
36552
36553
36554
36555
36556
36557
36558
36559
36560
36561
36562
36563
36564
36565
36566
36567
36568
36569
36570
36571
36572
36573
36574
36575
36576
36577
36578
36579
36580
36581
36582
36583
36584
36585
36586
36587
36588
36589
36590
36591
36592
36593
36594
36595
36596
36597
36598
36599
36600
36601
36602
36603
36604
36605
36606
36607
36608
36609
36610
36611
36612
36613
36614
36615
36616
36617
36618
36619
36620
36621
36622
36623
36624
36625
36626
36627
36628
36629
36630
36631
36632
36633
36634
36635
36636
36637
36638
36639
36640
36641
36642
36643
36644
36645
36646
36647
36648
36649
36650
36651
36652
36653
36654
36655
36656
36657
36658
36659
36660
36661
36662
36663
36664
36665
36666
36667
36668
36669
36670
36671
36672
36673
36674
36675
36676
36677
36678
36679
36680
36681
36682
36683
36684
36685
36686
36687
36688
36689
36690
36691
36692
36693
36694
36695
36696
36697
36698
36699
36700
36701
36702
36703
36704
36705
36706
36707
36708
36709
36710
36711
36712
36713
36714
36715
36716
36717
36718
36719
36720
36721
36722
36723
36724
36725
36726
36727
36728
36729
36730
36731
36732
36733
36734
36735
36736
36737
36738
36739
36740
36741
36742
36743
36744
36745
36746
36747
36748
36749
36750
36751
36752
36753
36754
36755
36756
36757
36758
36759
36760
36761
36762
36763
36764
36765
36766
36767
36768
36769
36770
36771
36772
36773
36774
36775
36776
36777
36778
36779
36780
36781
36782
36783
36784
36785
36786
36787
36788
36789
36790
36791
36792
36793
36794
36795
36796
36797
36798
36799
36800
36801
36802
36803
36804
36805
36806
36807
36808
36809
36810
36811
36812
36813
36814
36815
36816
36817
36818
36819
36820
36821
36822
36823
36824
36825
36826
36827
36828
36829
36830
36831
36832
36833
36834
36835
36836
36837
36838
36839
36840
36841
36842
36843
36844
36845
36846
36847
36848
36849
36850
36851
36852
36853
36854
36855
36856
36857
36858
36859
36860
36861
36862
36863
36864
36865
36866
36867
36868
36869
36870
36871
36872
36873
36874
36875
36876
36877
36878
36879
36880
36881
36882
36883
36884
36885
36886
36887
36888
36889
36890
36891
36892
36893
36894
36895
36896
36897
36898
36899
36900
36901
36902
36903
36904
36905
36906
36907
36908
36909
36910
36911
36912
36913
36914
36915
36916
36917
36918
36919
36920
36921
36922
36923
36924
36925
36926
36927
36928
36929
36930
36931
36932
36933
36934
36935
36936
36937
36938
36939
36940
36941
36942
36943
36944
36945
36946
36947
36948
36949
36950
36951
36952
36953
36954
36955
36956
36957
36958
36959
36960
36961
36962
36963
36964
36965
36966
36967
36968
36969
36970
36971
36972
36973
36974
36975
36976
36977
36978
36979
36980
36981
36982
36983
36984
36985
36986
36987
36988
36989
36990
36991
36992
36993
36994
36995
36996
36997
36998
36999
37000
37001
37002
37003
37004
37005
37006
37007
37008
37009
37010
37011
37012
37013
37014
37015
37016
37017
37018
37019
37020
37021
37022
37023
37024
37025
37026
37027
37028
37029
37030
37031
37032
37033
37034
37035
37036
37037
37038
37039
37040
37041
37042
37043
37044
37045
37046
37047
37048
37049
37050
37051
37052
37053
37054
37055
37056
37057
37058
37059
37060
37061
37062
37063
37064
37065
37066
37067
37068
37069
37070
37071
37072
37073
37074
37075
37076
37077
37078
37079
37080
37081
37082
37083
37084
37085
37086
37087
37088
37089
37090
37091
37092
37093
37094
37095
37096
37097
37098
37099
37100
37101
37102
37103
37104
37105
37106
37107
37108
37109
37110
37111
37112
37113
37114
37115
37116
37117
37118
37119
37120
37121
37122
37123
37124
37125
37126
37127
37128
37129
37130
37131
37132
37133
37134
37135
37136
37137
37138
37139
37140
37141
37142
37143
37144
37145
37146
37147
37148
37149
37150
37151
37152
37153
37154
37155
37156
37157
37158
37159
37160
37161
37162
37163
37164
37165
37166
37167
37168
37169
37170
37171
37172
37173
37174
37175
37176
37177
37178
37179
37180
37181
37182
37183
37184
37185
37186
37187
37188
37189
37190
37191
37192
37193
37194
37195
37196
37197
37198
37199
37200
37201
37202
37203
37204
37205
37206
37207
37208
37209
37210
37211
37212
37213
37214
37215
37216
37217
37218
37219
37220
37221
37222
37223
37224
37225
37226
37227
37228
37229
37230
37231
37232
37233
37234
37235
37236
37237
37238
37239
37240
37241
37242
37243
37244
37245
37246
37247
37248
37249
37250
37251
37252
37253
37254
37255
37256
37257
37258
37259
37260
37261
37262
37263
37264
37265
37266
37267
37268
37269
37270
37271
37272
37273
37274
37275
37276
37277
37278
37279
37280
37281
37282
37283
37284
37285
37286
37287
37288
37289
37290
37291
37292
37293
37294
37295
37296
37297
37298
37299
37300
37301
37302
37303
37304
37305
37306
37307
37308
37309
37310
37311
37312
37313
37314
37315
37316
37317
37318
37319
37320
37321
37322
37323
37324
37325
37326
37327
37328
37329
37330
37331
37332
37333
37334
37335
37336
37337
37338
37339
37340
37341
37342
37343
37344
37345
37346
37347
37348
37349
37350
37351
37352
37353
37354
37355
37356
37357
37358
37359
37360
37361
37362
37363
37364
37365
37366
37367
37368
37369
37370
37371
37372
37373
37374
37375
37376
37377
37378
37379
37380
37381
37382
37383
37384
37385
37386
37387
37388
37389
37390
37391
37392
37393
37394
37395
37396
37397
37398
37399
37400
37401
37402
37403
37404
37405
37406
37407
37408
37409
37410
37411
37412
37413
37414
37415
37416
37417
37418
37419
37420
37421
37422
37423
37424
37425
37426
37427
37428
37429
37430
37431
37432
37433
37434
37435
37436
37437
37438
37439
37440
37441
37442
37443
37444
37445
37446
37447
37448
37449
37450
37451
37452
37453
37454
37455
37456
37457
37458
37459
37460
37461
37462
37463
37464
37465
37466
37467
37468
37469
37470
37471
37472
37473
37474
37475
37476
37477
37478
37479
37480
37481
37482
37483
37484
37485
37486
37487
37488
37489
37490
37491
37492
37493
37494
37495
37496
37497
37498
37499
37500
37501
37502
37503
37504
37505
37506
37507
37508
37509
37510
37511
37512
37513
37514
37515
37516
37517
37518
37519
37520
37521
37522
37523
37524
37525
37526
37527
37528
37529
37530
37531
37532
37533
37534
37535
37536
37537
37538
37539
37540
37541
37542
37543
37544
37545
37546
37547
37548
37549
37550
37551
37552
37553
37554
37555
37556
37557
37558
37559
37560
37561
37562
37563
37564
37565
37566
37567
37568
37569
37570
37571
37572
37573
37574
37575
37576
37577
37578
37579
37580
37581
37582
37583
37584
37585
37586
37587
37588
37589
37590
37591
37592
37593
37594
37595
37596
37597
37598
37599
37600
37601
37602
37603
37604
37605
37606
37607
37608
37609
37610
37611
37612
37613
37614
37615
37616
37617
37618
37619
37620
37621
37622
37623
37624
37625
37626
37627
37628
37629
37630
37631
37632
37633
37634
37635
37636
37637
37638
37639
37640
37641
37642
37643
37644
37645
37646
37647
37648
37649
37650
37651
37652
37653
37654
37655
37656
37657
37658
37659
37660
37661
37662
37663
37664
37665
37666
37667
37668
37669
37670
37671
37672
37673
37674
37675
37676
37677
37678
37679
37680
37681
37682
37683
37684
37685
37686
37687
37688
37689
37690
37691
37692
37693
37694
37695
37696
37697
37698
37699
37700
37701
37702
37703
37704
37705
37706
37707
37708
37709
37710
37711
37712
37713
37714
37715
37716
37717
37718
37719
37720
37721
37722
37723
37724
37725
37726
37727
37728
37729
37730
37731
37732
37733
37734
37735
37736
37737
37738
37739
37740
37741
37742
37743
37744
37745
37746
37747
37748
37749
37750
37751
37752
37753
37754
37755
37756
37757
37758
37759
37760
37761
37762
37763
37764
37765
37766
37767
37768
37769
37770
37771
37772
37773
37774
37775
37776
37777
37778
37779
37780
37781
37782
37783
37784
37785
37786
37787
37788
37789
37790
37791
37792
37793
37794
37795
37796
37797
37798
37799
37800
37801
37802
37803
37804
37805
37806
37807
37808
37809
37810
37811
37812
37813
37814
37815
37816
37817
37818
37819
37820
37821
37822
37823
37824
37825
37826
37827
37828
37829
37830
37831
37832
37833
37834
37835
37836
37837
37838
37839
37840
37841
37842
37843
37844
37845
37846
37847
37848
37849
37850
37851
37852
37853
37854
37855
37856
37857
37858
37859
37860
37861
37862
37863
37864
37865
37866
37867
37868
37869
37870
37871
37872
37873
37874
37875
37876
37877
37878
37879
37880
37881
37882
37883
37884
37885
37886
37887
37888
37889
37890
37891
37892
37893
37894
37895
37896
37897
37898
37899
37900
37901
37902
37903
37904
37905
37906
37907
37908
37909
37910
37911
37912
37913
37914
37915
37916
37917
37918
37919
37920
37921
37922
37923
37924
37925
37926
37927
37928
37929
37930
37931
37932
37933
37934
37935
37936
37937
37938
37939
37940
37941
37942
37943
37944
37945
37946
37947
37948
37949
37950
37951
37952
37953
37954
37955
37956
37957
37958
37959
37960
37961
37962
37963
37964
37965
37966
37967
37968
37969
37970
37971
37972
37973
37974
37975
37976
37977
37978
37979
37980
37981
37982
37983
37984
37985
37986
37987
37988
37989
37990
37991
37992
37993
37994
37995
37996
37997
37998
37999
38000
38001
38002
38003
38004
38005
38006
38007
38008
38009
38010
38011
38012
38013
38014
38015
38016
38017
38018
38019
38020
38021
38022
38023
38024
38025
38026
38027
38028
38029
38030
38031
38032
38033
38034
38035
38036
38037
38038
38039
38040
38041
38042
38043
38044
38045
38046
38047
38048
38049
38050
38051
38052
38053
38054
38055
38056
38057
38058
38059
38060
38061
38062
38063
38064
38065
38066
38067
38068
38069
38070
38071
38072
38073
38074
38075
38076
38077
38078
38079
38080
38081
38082
38083
38084
38085
38086
38087
38088
38089
38090
38091
38092
38093
38094
38095
38096
38097
38098
38099
38100
38101
38102
38103
38104
38105
38106
38107
38108
38109
38110
38111
38112
38113
38114
38115
38116
38117
38118
38119
38120
38121
38122
38123
38124
38125
38126
38127
38128
38129
38130
38131
38132
38133
38134
38135
38136
38137
38138
38139
38140
38141
38142
38143
38144
38145
38146
38147
38148
38149
38150
38151
38152
38153
38154
38155
38156
38157
38158
38159
38160
38161
38162
38163
38164
38165
38166
38167
38168
38169
38170
38171
38172
38173
38174
38175
38176
38177
38178
38179
38180
38181
38182
38183
38184
38185
38186
38187
38188
38189
38190
38191
38192
38193
38194
38195
38196
38197
38198
38199
38200
38201
38202
38203
38204
38205
38206
38207
38208
38209
38210
38211
38212
38213
38214
38215
38216
38217
38218
38219
38220
38221
38222
38223
38224
38225
38226
38227
38228
38229
38230
38231
38232
38233
38234
38235
38236
38237
38238
38239
38240
38241
38242
38243
38244
38245
38246
38247
38248
38249
38250
38251
38252
38253
38254
38255
38256
38257
38258
38259
38260
38261
38262
38263
38264
38265
38266
38267
38268
38269
38270
38271
38272
38273
38274
38275
38276
38277
38278
38279
38280
38281
38282
38283
38284
38285
38286
38287
38288
38289
38290
38291
38292
38293
38294
38295
38296
38297
38298
38299
38300
38301
38302
38303
38304
38305
38306
38307
38308
38309
38310
38311
38312
38313
38314
38315
38316
38317
38318
38319
38320
38321
38322
38323
38324
38325
38326
38327
38328
38329
38330
38331
38332
38333
38334
38335
38336
38337
38338
38339
38340
38341
38342
38343
38344
38345
38346
38347
38348
38349
38350
38351
38352
38353
38354
38355
38356
38357
38358
38359
38360
38361
38362
38363
38364
38365
38366
38367
38368
38369
38370
38371
38372
38373
38374
38375
38376
38377
38378
38379
38380
38381
38382
38383
38384
38385
38386
38387
38388
38389
38390
38391
38392
38393
38394
38395
38396
38397
38398
38399
38400
38401
38402
38403
38404
38405
38406
38407
38408
38409
38410
38411
38412
38413
38414
38415
38416
38417
38418
38419
38420
38421
38422
38423
38424
38425
38426
38427
38428
38429
38430
38431
38432
38433
38434
38435
38436
38437
38438
38439
38440
38441
38442
38443
38444
38445
38446
38447
38448
38449
38450
38451
38452
38453
38454
38455
38456
38457
38458
38459
38460
38461
38462
38463
38464
38465
38466
38467
38468
38469
38470
38471
38472
38473
38474
38475
38476
38477
38478
38479
38480
38481
38482
38483
38484
38485
38486
38487
38488
38489
38490
38491
38492
38493
38494
38495
38496
38497
38498
38499
38500
38501
38502
38503
38504
38505
38506
38507
38508
38509
38510
38511
38512
38513
38514
38515
38516
38517
38518
38519
38520
38521
38522
38523
38524
38525
38526
38527
38528
38529
38530
38531
38532
38533
38534
38535
38536
38537
38538
38539
38540
38541
38542
38543
38544
38545
38546
38547
38548
38549
38550
38551
38552
38553
38554
38555
38556
38557
38558
38559
38560
38561
38562
38563
38564
38565
38566
38567
38568
38569
38570
38571
38572
38573
38574
38575
38576
38577
38578
38579
38580
38581
38582
38583
38584
38585
38586
38587
38588
38589
38590
38591
38592
38593
38594
38595
38596
38597
38598
38599
38600
38601
38602
38603
38604
38605
38606
38607
38608
38609
38610
38611
38612
38613
38614
38615
38616
38617
38618
38619
38620
38621
38622
38623
38624
38625
38626
38627
38628
38629
38630
38631
38632
38633
38634
38635
38636
38637
38638
38639
38640
38641
38642
38643
38644
38645
38646
38647
38648
38649
38650
38651
38652
38653
38654
38655
38656
38657
38658
38659
38660
38661
38662
38663
38664
38665
38666
38667
38668
38669
38670
38671
38672
38673
38674
38675
38676
38677
38678
38679
38680
38681
38682
38683
38684
38685
38686
38687
38688
38689
38690
38691
38692
38693
38694
38695
38696
38697
38698
38699
38700
38701
38702
38703
38704
38705
38706
38707
38708
38709
38710
38711
38712
38713
38714
38715
38716
38717
38718
38719
38720
38721
38722
38723
38724
38725
38726
38727
38728
38729
38730
38731
38732
38733
38734
38735
38736
38737
38738
38739
38740
38741
38742
38743
38744
38745
38746
38747
38748
38749
38750
38751
38752
38753
38754
38755
38756
38757
38758
38759
38760
38761
38762
38763
38764
38765
38766
38767
38768
38769
38770
38771
38772
38773
38774
38775
38776
38777
38778
38779
38780
38781
38782
38783
38784
38785
38786
38787
38788
38789
38790
38791
38792
38793
38794
38795
38796
38797
38798
38799
38800
38801
38802
38803
38804
38805
38806
38807
38808
38809
38810
38811
38812
38813
38814
38815
38816
38817
38818
38819
38820
38821
38822
38823
38824
38825
38826
38827
38828
38829
38830
38831
38832
38833
38834
38835
38836
38837
38838
38839
38840
38841
38842
38843
38844
38845
38846
38847
38848
38849
38850
38851
38852
38853
38854
38855
38856
38857
38858
38859
38860
38861
38862
38863
38864
38865
38866
38867
38868
38869
38870
38871
38872
38873
38874
38875
38876
38877
38878
38879
38880
38881
38882
38883
38884
38885
38886
38887
38888
38889
38890
38891
38892
38893
38894
38895
38896
38897
38898
38899
38900
38901
38902
38903
38904
38905
38906
38907
38908
38909
38910
38911
38912
38913
38914
38915
38916
38917
38918
38919
38920
38921
38922
38923
38924
38925
38926
38927
38928
38929
38930
38931
38932
38933
38934
38935
38936
38937
38938
38939
38940
38941
38942
38943
38944
38945
38946
38947
38948
38949
38950
38951
38952
38953
38954
38955
38956
38957
38958
38959
38960
38961
38962
38963
38964
38965
38966
38967
38968
38969
38970
38971
38972
38973
38974
38975
38976
38977
38978
38979
38980
38981
38982
38983
38984
38985
38986
38987
38988
38989
38990
38991
38992
38993
38994
38995
38996
38997
38998
38999
39000
39001
39002
39003
39004
39005
39006
39007
39008
39009
39010
39011
39012
39013
39014
39015
39016
39017
39018
39019
39020
39021
39022
39023
39024
39025
39026
39027
39028
39029
39030
39031
39032
39033
39034
39035
39036
39037
39038
39039
39040
39041
39042
39043
39044
39045
39046
39047
39048
39049
39050
39051
39052
39053
39054
39055
39056
39057
39058
39059
39060
39061
39062
39063
39064
39065
39066
39067
39068
39069
39070
39071
39072
39073
39074
39075
39076
39077
39078
39079
39080
39081
39082
39083
39084
39085
39086
39087
39088
39089
39090
39091
39092
39093
39094
39095
39096
39097
39098
39099
39100
39101
39102
39103
39104
39105
39106
39107
39108
39109
39110
39111
39112
39113
39114
39115
39116
39117
39118
39119
39120
39121
39122
39123
39124
39125
39126
39127
39128
39129
39130
39131
39132
39133
39134
39135
39136
39137
39138
39139
39140
39141
39142
39143
39144
39145
39146
39147
39148
39149
39150
39151
39152
39153
39154
39155
39156
39157
39158
39159
39160
39161
39162
39163
39164
39165
39166
39167
39168
39169
39170
39171
39172
39173
39174
39175
39176
39177
39178
39179
39180
39181
39182
39183
39184
39185
39186
39187
39188
39189
39190
39191
39192
39193
39194
39195
39196
39197
39198
39199
39200
39201
39202
39203
39204
39205
39206
39207
39208
39209
39210
39211
39212
39213
39214
39215
39216
39217
39218
39219
39220
39221
39222
39223
39224
39225
39226
39227
39228
39229
39230
39231
39232
39233
39234
39235
39236
39237
39238
39239
39240
39241
39242
39243
39244
39245
39246
39247
39248
39249
39250
39251
39252
39253
39254
39255
39256
39257
39258
39259
39260
39261
39262
39263
39264
39265
39266
39267
39268
39269
39270
39271
39272
39273
39274
39275
39276
39277
39278
39279
39280
39281
39282
39283
39284
39285
39286
39287
39288
39289
39290
39291
39292
39293
39294
39295
39296
39297
39298
39299
39300
39301
39302
39303
39304
39305
39306
39307
39308
39309
39310
39311
39312
39313
39314
39315
39316
39317
39318
39319
39320
39321
39322
39323
39324
39325
39326
39327
39328
39329
39330
39331
39332
39333
39334
39335
39336
39337
39338
39339
39340
39341
39342
39343
39344
39345
39346
39347
39348
39349
39350
39351
39352
39353
39354
39355
39356
39357
39358
39359
39360
39361
39362
39363
39364
39365
39366
39367
39368
39369
39370
39371
39372
39373
39374
39375
39376
39377
39378
39379
39380
39381
39382
39383
39384
39385
39386
39387
39388
39389
39390
39391
39392
39393
39394
39395
39396
39397
39398
39399
39400
39401
39402
39403
39404
39405
39406
39407
39408
39409
39410
39411
39412
39413
39414
39415
39416
39417
39418
39419
39420
39421
39422
39423
39424
39425
39426
39427
39428
39429
39430
39431
39432
39433
39434
39435
39436
39437
39438
39439
39440
39441
39442
39443
39444
39445
39446
39447
39448
39449
39450
39451
39452
39453
39454
39455
39456
39457
39458
39459
39460
39461
39462
39463
39464
39465
39466
39467
39468
39469
39470
39471
39472
39473
39474
39475
39476
39477
39478
39479
39480
39481
39482
39483
39484
39485
39486
39487
39488
39489
39490
39491
39492
39493
39494
39495
39496
39497
39498
39499
39500
39501
39502
39503
39504
39505
39506
39507
39508
39509
39510
39511
39512
39513
39514
39515
39516
39517
39518
39519
39520
39521
39522
39523
39524
39525
39526
39527
39528
39529
39530
39531
39532
39533
39534
39535
39536
39537
39538
39539
39540
39541
39542
39543
39544
39545
39546
39547
39548
39549
39550
39551
39552
39553
39554
39555
39556
39557
39558
39559
39560
39561
39562
39563
39564
39565
39566
39567
39568
39569
39570
39571
39572
39573
39574
39575
39576
39577
39578
39579
39580
39581
39582
39583
39584
39585
39586
39587
39588
39589
39590
39591
39592
39593
39594
39595
39596
39597
39598
39599
39600
39601
39602
39603
39604
39605
39606
39607
39608
39609
39610
39611
39612
39613
39614
39615
39616
39617
39618
39619
39620
39621
39622
39623
39624
39625
39626
39627
39628
39629
39630
39631
39632
39633
39634
39635
39636
39637
39638
39639
39640
39641
39642
39643
39644
39645
39646
39647
39648
39649
39650
39651
39652
39653
39654
39655
39656
39657
39658
39659
39660
39661
39662
39663
39664
39665
39666
39667
39668
39669
39670
39671
39672
39673
39674
39675
39676
39677
39678
39679
39680
39681
39682
39683
39684
39685
39686
39687
39688
39689
39690
39691
39692
39693
39694
39695
39696
39697
39698
39699
39700
39701
39702
39703
39704
39705
39706
39707
39708
39709
39710
39711
39712
39713
39714
39715
39716
39717
39718
39719
39720
39721
39722
39723
39724
39725
39726
39727
39728
39729
39730
39731
39732
39733
39734
39735
39736
39737
39738
39739
39740
39741
39742
39743
39744
39745
39746
39747
39748
39749
39750
39751
39752
39753
39754
39755
39756
39757
39758
39759
39760
39761
39762
39763
39764
39765
39766
39767
39768
39769
39770
39771
39772
39773
39774
39775
39776
39777
39778
39779
39780
39781
39782
39783
39784
39785
39786
39787
39788
39789
39790
39791
39792
39793
39794
39795
39796
39797
39798
39799
39800
39801
39802
39803
39804
39805
39806
39807
39808
39809
39810
39811
39812
39813
39814
39815
39816
39817
39818
39819
39820
39821
39822
39823
39824
39825
39826
39827
39828
39829
39830
39831
39832
39833
39834
39835
39836
39837
39838
39839
39840
39841
39842
39843
39844
39845
39846
39847
39848
39849
39850
39851
39852
39853
39854
39855
39856
39857
39858
39859
39860
39861
39862
39863
39864
39865
39866
39867
39868
39869
39870
39871
39872
39873
39874
39875
39876
39877
39878
39879
39880
39881
39882
39883
39884
39885
39886
39887
39888
39889
39890
39891
39892
39893
39894
39895
39896
39897
39898
39899
39900
39901
39902
39903
39904
39905
39906
39907
39908
39909
39910
39911
39912
39913
39914
39915
39916
39917
39918
39919
39920
39921
39922
39923
39924
39925
39926
39927
39928
39929
39930
39931
39932
39933
39934
39935
39936
39937
39938
39939
39940
39941
39942
39943
39944
39945
39946
39947
39948
39949
39950
39951
39952
39953
39954
39955
39956
39957
39958
39959
39960
39961
39962
39963
39964
39965
39966
39967
39968
39969
39970
39971
39972
39973
39974
39975
39976
39977
39978
39979
39980
39981
39982
39983
39984
39985
39986
39987
39988
39989
39990
39991
39992
39993
39994
39995
39996
39997
39998
39999
40000
40001
40002
40003
40004
40005
40006
40007
40008
40009
40010
40011
40012
40013
40014
40015
40016
40017
40018
40019
40020
40021
40022
40023
40024
40025
40026
40027
40028
40029
40030
40031
40032
40033
40034
40035
40036
40037
40038
40039
40040
40041
40042
40043
40044
40045
40046
40047
40048
40049
40050
40051
40052
40053
40054
40055
40056
40057
40058
40059
40060
40061
40062
40063
40064
40065
40066
40067
40068
40069
40070
40071
40072
40073
40074
40075
40076
40077
40078
40079
40080
40081
40082
40083
40084
40085
40086
40087
40088
40089
40090
40091
40092
40093
40094
40095
40096
40097
40098
40099
40100
40101
40102
40103
40104
40105
40106
40107
40108
40109
40110
40111
40112
40113
40114
40115
40116
40117
40118
40119
40120
40121
40122
40123
40124
40125
40126
40127
40128
40129
40130
40131
40132
40133
40134
40135
40136
40137
40138
40139
40140
40141
40142
40143
40144
40145
40146
40147
40148
40149
40150
40151
40152
40153
40154
40155
40156
40157
40158
40159
40160
40161
40162
40163
40164
40165
40166
40167
40168
40169
40170
40171
40172
40173
40174
40175
40176
40177
40178
40179
40180
40181
40182
40183
40184
40185
40186
40187
40188
40189
40190
40191
40192
40193
40194
40195
40196
40197
40198
40199
40200
40201
40202
40203
40204
40205
40206
40207
40208
40209
40210
40211
40212
40213
40214
40215
40216
40217
40218
40219
40220
40221
40222
40223
40224
40225
40226
40227
40228
40229
40230
40231
40232
40233
40234
40235
40236
40237
40238
40239
40240
40241
40242
40243
40244
40245
40246
40247
40248
40249
40250
40251
40252
40253
40254
40255
40256
40257
40258
40259
40260
40261
40262
40263
40264
40265
40266
40267
40268
40269
40270
40271
40272
40273
40274
40275
40276
40277
40278
40279
40280
40281
40282
40283
40284
40285
40286
40287
40288
40289
40290
40291
40292
40293
40294
40295
40296
40297
40298
40299
40300
40301
40302
40303
40304
40305
40306
40307
40308
40309
40310
40311
40312
40313
40314
40315
40316
40317
40318
40319
40320
40321
40322
40323
40324
40325
40326
40327
40328
40329
40330
40331
40332
40333
40334
40335
40336
40337
40338
40339
40340
40341
40342
40343
40344
40345
40346
40347
40348
40349
40350
40351
40352
40353
40354
40355
40356
40357
40358
40359
40360
40361
40362
40363
40364
40365
40366
40367
40368
40369
40370
40371
40372
40373
40374
40375
40376
40377
40378
40379
40380
40381
40382
40383
40384
40385
40386
40387
40388
40389
40390
40391
40392
40393
40394
40395
40396
40397
40398
40399
40400
40401
40402
40403
40404
40405
40406
40407
40408
40409
40410
40411
40412
40413
40414
40415
40416
40417
40418
40419
40420
40421
40422
40423
40424
40425
40426
40427
40428
40429
40430
40431
40432
40433
40434
40435
40436
40437
40438
40439
40440
40441
40442
40443
40444
40445
40446
40447
40448
40449
40450
40451
40452
40453
40454
40455
40456
40457
40458
40459
40460
40461
40462
40463
40464
40465
40466
40467
40468
40469
40470
40471
40472
40473
40474
40475
40476
40477
40478
40479
40480
40481
40482
40483
40484
40485
40486
40487
40488
40489
40490
40491
40492
40493
40494
40495
40496
40497
40498
40499
40500
40501
40502
40503
40504
40505
40506
40507
40508
40509
40510
40511
40512
40513
40514
40515
40516
40517
40518
40519
40520
40521
40522
40523
40524
40525
40526
40527
40528
40529
40530
40531
40532
40533
40534
40535
40536
40537
40538
40539
40540
40541
40542
40543
40544
40545
40546
40547
40548
40549
40550
40551
40552
40553
40554
40555
40556
40557
40558
40559
40560
40561
40562
40563
40564
40565
40566
40567
40568
40569
40570
40571
40572
40573
40574
40575
40576
40577
40578
40579
40580
40581
40582
40583
40584
40585
40586
40587
40588
40589
40590
40591
40592
40593
40594
40595
40596
40597
40598
40599
40600
40601
40602
40603
40604
40605
40606
40607
40608
40609
40610
40611
40612
40613
40614
40615
40616
40617
40618
40619
40620
40621
40622
40623
40624
40625
40626
40627
40628
40629
40630
40631
40632
40633
40634
40635
40636
40637
40638
40639
40640
40641
40642
40643
40644
40645
40646
40647
40648
40649
40650
40651
40652
40653
40654
40655
40656
40657
40658
40659
40660
40661
40662
40663
40664
40665
40666
40667
40668
40669
40670
40671
40672
40673
40674
40675
40676
40677
40678
40679
40680
40681
40682
40683
40684
40685
40686
40687
40688
40689
40690
40691
40692
40693
40694
40695
40696
40697
40698
40699
40700
40701
40702
40703
40704
40705
40706
40707
40708
40709
40710
40711
40712
40713
40714
40715
40716
40717
40718
40719
40720
40721
40722
40723
40724
40725
40726
40727
40728
40729
40730
40731
40732
40733
40734
40735
40736
40737
40738
40739
40740
40741
40742
40743
40744
40745
40746
40747
40748
40749
40750
40751
40752
40753
40754
40755
40756
40757
40758
40759
40760
40761
40762
40763
40764
40765
40766
40767
40768
40769
40770
40771
40772
40773
40774
40775
40776
40777
40778
40779
40780
40781
40782
40783
40784
40785
40786
40787
40788
40789
40790
40791
40792
40793
40794
40795
40796
40797
40798
40799
40800
40801
40802
40803
40804
40805
40806
40807
40808
40809
40810
40811
40812
40813
40814
40815
40816
40817
40818
40819
40820
40821
40822
40823
40824
40825
40826
40827
40828
40829
40830
40831
40832
40833
40834
40835
40836
40837
40838
40839
40840
40841
40842
40843
40844
40845
40846
40847
40848
40849
40850
40851
40852
40853
40854
40855
40856
40857
40858
40859
40860
40861
40862
40863
40864
40865
40866
40867
40868
40869
40870
40871
40872
40873
40874
40875
40876
40877
40878
40879
40880
40881
40882
40883
40884
40885
40886
40887
40888
40889
40890
40891
40892
40893
40894
40895
40896
40897
40898
40899
40900
40901
40902
40903
40904
40905
40906
40907
40908
40909
40910
40911
40912
40913
40914
40915
40916
40917
40918
40919
40920
40921
40922
40923
40924
40925
40926
40927
40928
40929
40930
40931
40932
40933
40934
40935
40936
40937
40938
40939
40940
40941
40942
40943
40944
40945
40946
40947
40948
40949
40950
40951
40952
40953
40954
40955
40956
40957
40958
40959
40960
40961
40962
40963
40964
40965
40966
40967
40968
40969
40970
40971
40972
40973
40974
40975
40976
40977
40978
40979
40980
40981
40982
40983
40984
40985
40986
40987
40988
40989
40990
40991
40992
40993
40994
40995
40996
40997
40998
40999
41000
41001
41002
41003
41004
41005
41006
41007
41008
41009
41010
41011
41012
41013
41014
41015
41016
41017
41018
41019
41020
41021
41022
41023
41024
41025
41026
41027
41028
41029
41030
41031
41032
41033
41034
41035
41036
41037
41038
41039
41040
41041
41042
41043
41044
41045
41046
41047
41048
41049
41050
41051
41052
41053
41054
41055
41056
41057
41058
41059
41060
41061
41062
41063
41064
41065
41066
41067
41068
41069
41070
41071
41072
41073
41074
41075
41076
41077
41078
41079
41080
41081
41082
41083
41084
41085
41086
41087
41088
41089
41090
41091
41092
41093
41094
41095
41096
41097
41098
41099
41100
41101
41102
41103
41104
41105
41106
41107
41108
41109
41110
41111
41112
41113
41114
41115
41116
41117
41118
41119
41120
41121
41122
41123
41124
41125
41126
41127
41128
41129
41130
41131
41132
41133
41134
41135
41136
41137
41138
41139
41140
41141
41142
41143
41144
41145
41146
41147
41148
41149
41150
41151
41152
41153
41154
41155
41156
41157
41158
41159
41160
41161
41162
41163
41164
41165
41166
41167
41168
41169
41170
41171
41172
41173
41174
41175
41176
41177
41178
41179
41180
41181
41182
41183
41184
41185
41186
41187
41188
41189
41190
41191
41192
41193
41194
41195
41196
41197
41198
41199
41200
41201
41202
41203
41204
41205
41206
41207
41208
41209
41210
41211
41212
41213
41214
41215
41216
41217
41218
41219
41220
41221
41222
41223
41224
41225
41226
41227
41228
41229
41230
41231
41232
41233
41234
41235
41236
41237
41238
41239
41240
41241
41242
41243
41244
41245
41246
41247
41248
41249
41250
41251
41252
41253
41254
41255
41256
41257
41258
41259
41260
41261
41262
41263
41264
41265
41266
41267
41268
41269
41270
41271
41272
41273
41274
41275
41276
41277
41278
41279
41280
41281
41282
41283
41284
41285
41286
41287
41288
41289
41290
41291
41292
41293
41294
41295
41296
41297
41298
41299
41300
41301
41302
41303
41304
41305
41306
41307
41308
41309
41310
41311
41312
41313
41314
41315
41316
41317
41318
41319
41320
41321
41322
41323
41324
41325
41326
41327
41328
41329
41330
41331
41332
41333
41334
41335
41336
41337
41338
41339
41340
41341
41342
41343
41344
41345
41346
41347
41348
41349
41350
41351
41352
41353
41354
41355
41356
41357
41358
41359
41360
41361
41362
41363
41364
41365
41366
41367
41368
41369
41370
41371
41372
41373
41374
41375
41376
41377
41378
41379
41380
41381
41382
41383
41384
41385
41386
41387
41388
41389
41390
41391
41392
41393
41394
41395
41396
41397
41398
41399
41400
41401
41402
41403
41404
41405
41406
41407
41408
41409
41410
41411
41412
41413
41414
41415
41416
41417
41418
41419
41420
41421
41422
41423
41424
41425
41426
41427
41428
41429
41430
41431
41432
41433
41434
41435
41436
41437
41438
41439
41440
41441
41442
41443
41444
41445
41446
41447
41448
41449
41450
41451
41452
41453
41454
41455
41456
41457
41458
41459
41460
41461
41462
41463
41464
41465
41466
41467
41468
41469
41470
41471
41472
41473
41474
41475
41476
41477
41478
41479
41480
41481
41482
41483
41484
41485
41486
41487
41488
41489
41490
41491
41492
41493
41494
41495
41496
41497
41498
41499
41500
41501
41502
41503
41504
41505
41506
41507
41508
41509
41510
41511
41512
41513
41514
41515
41516
41517
41518
41519
41520
41521
41522
41523
41524
41525
41526
41527
41528
41529
41530
41531
41532
41533
41534
41535
41536
41537
41538
41539
41540
41541
41542
41543
41544
41545
41546
41547
41548
41549
41550
41551
41552
41553
41554
41555
41556
41557
41558
41559
41560
41561
41562
41563
41564
41565
41566
41567
41568
41569
41570
41571
41572
41573
41574
41575
41576
41577
41578
41579
41580
41581
41582
41583
41584
41585
41586
41587
41588
41589
41590
41591
41592
41593
41594
41595
41596
41597
41598
41599
41600
41601
41602
41603
41604
41605
41606
41607
41608
41609
41610
41611
41612
41613
41614
41615
41616
41617
41618
41619
41620
41621
41622
41623
41624
41625
41626
41627
41628
41629
41630
41631
41632
41633
41634
41635
41636
41637
41638
41639
41640
41641
41642
41643
41644
41645
41646
41647
41648
41649
41650
41651
41652
41653
41654
41655
41656
41657
41658
41659
41660
41661
41662
41663
41664
41665
41666
41667
41668
41669
41670
41671
41672
41673
41674
41675
41676
41677
41678
41679
41680
41681
41682
41683
41684
41685
41686
41687
41688
41689
41690
41691
41692
41693
41694
41695
41696
41697
41698
41699
41700
41701
41702
41703
41704
41705
41706
41707
41708
41709
41710
41711
41712
41713
41714
41715
41716
41717
41718
41719
41720
41721
41722
41723
41724
41725
41726
41727
41728
41729
41730
41731
41732
41733
41734
41735
41736
41737
41738
41739
41740
41741
41742
41743
41744
41745
41746
41747
41748
41749
41750
41751
41752
41753
41754
41755
41756
41757
41758
41759
41760
41761
41762
41763
41764
41765
41766
41767
41768
41769
41770
41771
41772
41773
41774
41775
41776
41777
41778
41779
41780
41781
41782
41783
41784
41785
41786
41787
41788
41789
41790
41791
41792
41793
41794
41795
41796
41797
41798
41799
41800
41801
41802
41803
41804
41805
41806
41807
41808
41809
41810
41811
41812
41813
41814
41815
41816
41817
41818
41819
41820
41821
41822
41823
41824
41825
41826
41827
41828
41829
41830
41831
41832
41833
41834
41835
41836
41837
41838
41839
41840
41841
41842
41843
41844
41845
41846
41847
41848
41849
41850
41851
41852
41853
41854
41855
41856
41857
41858
41859
41860
41861
41862
41863
41864
41865
41866
41867
41868
41869
41870
41871
41872
41873
41874
41875
41876
41877
41878
41879
41880
41881
41882
41883
41884
41885
41886
41887
41888
41889
41890
41891
41892
41893
41894
41895
41896
41897
41898
41899
41900
41901
41902
41903
41904
41905
41906
41907
41908
41909
41910
41911
41912
41913
41914
41915
41916
41917
41918
41919
41920
41921
41922
41923
41924
41925
41926
41927
41928
41929
41930
41931
41932
41933
41934
41935
41936
41937
41938
41939
41940
41941
41942
41943
41944
41945
41946
41947
41948
41949
41950
41951
41952
41953
41954
41955
41956
41957
41958
41959
41960
41961
41962
41963
41964
41965
41966
41967
41968
41969
41970
41971
41972
41973
41974
41975
41976
41977
41978
41979
41980
41981
41982
41983
41984
41985
41986
41987
41988
41989
41990
41991
41992
41993
41994
41995
41996
41997
41998
41999
42000
42001
42002
42003
42004
42005
42006
42007
42008
42009
42010
42011
42012
42013
42014
42015
42016
42017
42018
42019
42020
42021
42022
42023
42024
42025
42026
42027
42028
42029
42030
42031
42032
42033
42034
42035
42036
42037
42038
42039
42040
42041
42042
42043
42044
42045
42046
42047
42048
42049
42050
42051
42052
42053
42054
42055
42056
42057
42058
42059
42060
42061
42062
42063
42064
42065
42066
42067
42068
42069
42070
42071
42072
42073
42074
42075
42076
42077
42078
42079
42080
42081
42082
42083
42084
42085
42086
42087
42088
42089
42090
42091
42092
42093
42094
42095
42096
42097
42098
42099
42100
42101
42102
42103
42104
42105
42106
42107
42108
42109
42110
42111
42112
42113
42114
42115
42116
42117
42118
42119
42120
42121
42122
42123
42124
42125
42126
42127
42128
42129
42130
42131
42132
42133
42134
42135
42136
42137
42138
42139
42140
42141
42142
42143
42144
42145
42146
42147
42148
42149
42150
42151
42152
42153
42154
42155
42156
42157
42158
42159
42160
42161
42162
42163
42164
42165
42166
42167
42168
42169
42170
42171
42172
42173
42174
42175
42176
42177
42178
42179
42180
42181
42182
42183
42184
42185
42186
42187
42188
42189
42190
42191
42192
42193
42194
42195
42196
42197
42198
42199
42200
42201
42202
42203
42204
42205
42206
42207
42208
42209
42210
42211
42212
42213
42214
42215
42216
42217
42218
42219
42220
42221
42222
42223
42224
42225
42226
42227
42228
42229
42230
42231
42232
42233
42234
42235
42236
42237
42238
42239
42240
42241
42242
42243
42244
42245
42246
42247
42248
42249
42250
42251
42252
42253
42254
42255
42256
42257
42258
42259
42260
42261
42262
42263
42264
42265
42266
42267
42268
42269
42270
42271
42272
42273
42274
42275
42276
42277
42278
42279
42280
42281
42282
42283
42284
42285
42286
42287
42288
42289
42290
42291
42292
42293
42294
42295
42296
42297
42298
42299
42300
42301
42302
42303
42304
42305
42306
42307
42308
42309
42310
42311
42312
42313
42314
42315
42316
42317
42318
42319
42320
42321
42322
42323
42324
42325
42326
42327
42328
42329
42330
42331
42332
42333
42334
42335
42336
42337
42338
42339
42340
42341
42342
42343
42344
42345
42346
42347
42348
42349
42350
42351
42352
42353
42354
42355
42356
42357
42358
42359
42360
42361
42362
42363
42364
42365
42366
42367
42368
42369
42370
42371
42372
42373
42374
42375
42376
42377
42378
42379
42380
42381
42382
42383
42384
42385
42386
42387
42388
42389
42390
42391
42392
42393
42394
42395
42396
42397
42398
42399
42400
42401
42402
42403
42404
42405
42406
42407
42408
42409
42410
42411
42412
42413
42414
42415
42416
42417
42418
42419
42420
42421
42422
42423
42424
42425
42426
42427
42428
42429
42430
42431
42432
42433
42434
42435
42436
42437
42438
42439
42440
42441
42442
42443
42444
42445
42446
42447
42448
42449
42450
42451
42452
42453
42454
42455
42456
42457
42458
42459
42460
42461
42462
42463
42464
42465
42466
42467
42468
42469
42470
42471
42472
42473
42474
42475
42476
42477
42478
42479
42480
42481
42482
42483
42484
42485
42486
42487
42488
42489
42490
42491
42492
42493
42494
42495
42496
42497
42498
42499
42500
42501
42502
42503
42504
42505
42506
42507
42508
42509
42510
42511
42512
42513
42514
42515
42516
42517
42518
42519
42520
42521
42522
42523
42524
42525
42526
42527
42528
42529
42530
42531
42532
42533
42534
42535
42536
42537
42538
42539
42540
42541
42542
42543
42544
42545
42546
42547
42548
42549
42550
42551
42552
42553
42554
42555
42556
42557
42558
42559
42560
42561
42562
42563
42564
42565
42566
42567
42568
42569
42570
42571
42572
42573
42574
42575
42576
42577
42578
42579
42580
42581
42582
42583
42584
42585
42586
42587
42588
42589
42590
42591
42592
42593
42594
42595
42596
42597
42598
42599
42600
42601
42602
42603
42604
42605
42606
42607
42608
42609
42610
42611
42612
42613
42614
42615
42616
42617
42618
42619
42620
42621
42622
42623
42624
42625
42626
42627
42628
42629
42630
42631
42632
42633
42634
42635
42636
42637
42638
42639
42640
42641
42642
42643
42644
42645
42646
42647
42648
42649
42650
42651
42652
42653
42654
42655
42656
42657
42658
42659
42660
42661
42662
42663
42664
42665
42666
42667
42668
42669
42670
42671
42672
42673
42674
42675
42676
42677
42678
42679
42680
42681
42682
42683
42684
42685
42686
42687
42688
42689
42690
42691
42692
42693
42694
42695
42696
42697
42698
42699
42700
42701
42702
42703
42704
42705
42706
42707
42708
42709
42710
42711
42712
42713
42714
42715
42716
42717
42718
42719
42720
42721
42722
42723
42724
42725
42726
42727
42728
42729
42730
42731
42732
42733
42734
42735
42736
42737
42738
42739
42740
42741
42742
42743
42744
42745
42746
42747
42748
42749
42750
42751
42752
42753
42754
42755
42756
42757
42758
42759
42760
42761
42762
42763
42764
42765
42766
42767
42768
42769
42770
42771
42772
42773
42774
42775
42776
42777
42778
42779
42780
42781
42782
42783
42784
42785
42786
42787
42788
42789
42790
42791
42792
42793
42794
42795
42796
42797
42798
42799
42800
42801
42802
42803
42804
42805
42806
42807
42808
42809
42810
42811
42812
42813
42814
42815
42816
42817
42818
42819
42820
42821
42822
42823
42824
42825
42826
42827
42828
42829
42830
42831
42832
42833
42834
42835
42836
42837
42838
42839
42840
42841
42842
42843
42844
42845
42846
42847
42848
42849
42850
42851
42852
42853
42854
42855
42856
42857
42858
42859
42860
42861
42862
42863
42864
42865
42866
42867
42868
42869
42870
42871
42872
42873
42874
42875
42876
42877
42878
42879
42880
42881
42882
42883
42884
42885
42886
42887
42888
42889
42890
42891
42892
42893
42894
42895
42896
42897
42898
42899
42900
42901
42902
42903
42904
42905
42906
42907
42908
42909
42910
42911
42912
42913
42914
42915
42916
42917
42918
42919
42920
42921
42922
42923
42924
42925
42926
42927
42928
42929
42930
42931
42932
42933
42934
42935
42936
42937
42938
42939
42940
42941
42942
42943
42944
42945
42946
42947
42948
42949
42950
42951
42952
42953
42954
42955
42956
42957
42958
42959
42960
42961
42962
42963
42964
42965
42966
42967
42968
42969
42970
42971
42972
42973
42974
42975
42976
42977
42978
42979
42980
42981
42982
42983
42984
42985
42986
42987
42988
42989
42990
42991
42992
42993
42994
42995
42996
42997
42998
42999
43000
43001
43002
43003
43004
43005
43006
43007
43008
43009
43010
43011
43012
43013
43014
43015
43016
43017
43018
43019
43020
43021
43022
43023
43024
43025
43026
43027
43028
43029
43030
43031
43032
43033
43034
43035
43036
43037
43038
43039
43040
43041
43042
43043
43044
43045
43046
43047
43048
43049
43050
43051
43052
43053
43054
43055
43056
43057
43058
43059
43060
43061
43062
43063
43064
43065
43066
43067
43068
43069
43070
43071
43072
43073
43074
43075
43076
43077
43078
43079
43080
43081
43082
43083
43084
43085
43086
43087
43088
43089
43090
43091
43092
43093
43094
43095
43096
43097
43098
43099
43100
43101
43102
43103
43104
43105
43106
43107
43108
43109
43110
43111
43112
43113
43114
43115
43116
43117
43118
43119
43120
43121
43122
43123
43124
43125
43126
43127
43128
43129
43130
43131
43132
43133
43134
43135
43136
43137
43138
43139
43140
43141
43142
43143
43144
43145
43146
43147
43148
43149
43150
43151
43152
43153
43154
43155
43156
43157
43158
43159
43160
43161
43162
43163
43164
43165
43166
43167
43168
43169
43170
43171
43172
43173
43174
43175
43176
43177
43178
43179
43180
43181
43182
43183
43184
43185
43186
43187
43188
43189
43190
43191
43192
43193
43194
43195
43196
43197
43198
43199
43200
43201
43202
43203
43204
43205
43206
43207
43208
43209
43210
43211
43212
43213
43214
43215
43216
43217
43218
43219
43220
43221
43222
43223
43224
43225
43226
43227
43228
43229
43230
43231
43232
43233
43234
43235
43236
43237
43238
43239
43240
43241
43242
43243
43244
43245
43246
43247
43248
43249
43250
43251
43252
43253
43254
43255
43256
43257
43258
43259
43260
43261
43262
43263
43264
43265
43266
43267
43268
43269
43270
43271
43272
43273
43274
43275
43276
43277
43278
43279
43280
43281
43282
43283
43284
43285
43286
43287
43288
43289
43290
43291
43292
43293
43294
43295
43296
43297
43298
43299
43300
43301
43302
43303
43304
43305
43306
43307
43308
43309
43310
43311
43312
43313
43314
43315
43316
43317
43318
43319
43320
43321
43322
43323
43324
43325
43326
43327
43328
43329
43330
43331
43332
43333
43334
43335
43336
43337
43338
43339
43340
43341
43342
43343
43344
43345
43346
43347
43348
43349
43350
43351
43352
43353
43354
43355
43356
43357
43358
43359
43360
43361
43362
43363
43364
43365
43366
43367
43368
43369
43370
43371
43372
43373
43374
43375
43376
43377
43378
43379
43380
43381
43382
43383
43384
43385
43386
43387
43388
43389
43390
43391
43392
43393
43394
43395
43396
43397
43398
43399
43400
43401
43402
43403
43404
43405
43406
43407
43408
43409
43410
43411
43412
43413
43414
43415
43416
43417
43418
43419
43420
43421
43422
43423
43424
43425
43426
43427
43428
43429
43430
43431
43432
43433
43434
43435
43436
43437
43438
43439
43440
43441
43442
43443
43444
43445
43446
43447
43448
43449
43450
43451
43452
43453
43454
43455
43456
43457
43458
43459
43460
43461
43462
43463
43464
43465
43466
43467
43468
43469
43470
43471
43472
43473
43474
43475
43476
43477
43478
43479
43480
43481
43482
43483
43484
43485
43486
43487
43488
43489
43490
43491
43492
43493
43494
43495
43496
43497
43498
43499
43500
43501
43502
43503
43504
43505
43506
43507
43508
43509
43510
43511
43512
43513
43514
43515
43516
43517
43518
43519
43520
43521
43522
43523
43524
43525
43526
43527
43528
43529
43530
43531
43532
43533
43534
43535
43536
43537
43538
43539
43540
43541
43542
43543
43544
43545
43546
43547
43548
43549
43550
43551
43552
43553
43554
43555
43556
43557
43558
43559
43560
43561
43562
43563
43564
43565
43566
43567
43568
43569
43570
43571
43572
43573
43574
43575
43576
43577
43578
43579
43580
43581
43582
43583
43584
43585
43586
43587
43588
43589
43590
43591
43592
43593
43594
43595
43596
43597
43598
43599
43600
43601
43602
43603
43604
43605
43606
43607
43608
43609
43610
43611
43612
43613
43614
43615
43616
43617
43618
43619
43620
43621
43622
43623
43624
43625
43626
43627
43628
43629
43630
43631
43632
43633
43634
43635
43636
43637
43638
43639
43640
43641
43642
43643
43644
43645
43646
43647
43648
43649
43650
43651
43652
43653
43654
43655
43656
43657
43658
43659
43660
43661
43662
43663
43664
43665
43666
43667
43668
43669
43670
43671
43672
43673
43674
43675
43676
43677
43678
43679
43680
43681
43682
43683
43684
43685
43686
43687
43688
43689
43690
43691
43692
43693
43694
43695
43696
43697
43698
43699
43700
43701
43702
43703
43704
43705
43706
43707
43708
43709
43710
43711
43712
43713
43714
43715
43716
43717
43718
43719
43720
43721
43722
43723
43724
43725
43726
43727
43728
43729
43730
43731
43732
43733
43734
43735
43736
43737
43738
43739
43740
43741
43742
43743
43744
43745
43746
43747
43748
43749
43750
43751
43752
43753
43754
43755
43756
43757
43758
43759
43760
43761
43762
43763
43764
43765
43766
43767
43768
43769
43770
43771
43772
43773
43774
43775
43776
43777
43778
43779
43780
43781
43782
43783
43784
43785
43786
43787
43788
43789
43790
43791
43792
43793
43794
43795
43796
43797
43798
43799
43800
43801
43802
43803
43804
43805
43806
43807
43808
43809
43810
43811
43812
43813
43814
43815
43816
43817
43818
43819
43820
43821
43822
43823
43824
43825
43826
43827
43828
43829
43830
43831
43832
43833
43834
43835
43836
43837
43838
43839
43840
43841
43842
43843
43844
43845
43846
43847
43848
43849
43850
43851
43852
43853
43854
43855
43856
43857
43858
43859
43860
43861
43862
43863
43864
43865
43866
43867
43868
43869
43870
43871
43872
43873
43874
43875
43876
43877
43878
43879
43880
43881
43882
43883
43884
43885
43886
43887
43888
43889
43890
43891
43892
43893
43894
43895
43896
43897
43898
43899
43900
43901
43902
43903
43904
43905
43906
43907
43908
43909
43910
43911
43912
43913
43914
43915
43916
43917
43918
43919
43920
43921
43922
43923
43924
43925
43926
43927
43928
43929
43930
43931
43932
43933
43934
43935
43936
43937
43938
43939
43940
43941
43942
43943
43944
43945
43946
43947
43948
43949
43950
43951
43952
43953
43954
43955
43956
43957
43958
43959
43960
43961
43962
43963
43964
43965
43966
43967
43968
43969
43970
43971
43972
43973
43974
43975
43976
43977
43978
43979
43980
43981
43982
43983
43984
43985
43986
43987
43988
43989
43990
43991
43992
43993
43994
43995
43996
43997
43998
43999
44000
44001
44002
44003
44004
44005
44006
44007
44008
44009
44010
44011
44012
44013
44014
44015
44016
44017
44018
44019
44020
44021
44022
44023
44024
44025
44026
44027
44028
44029
44030
44031
44032
44033
44034
44035
44036
44037
44038
44039
44040
44041
44042
44043
44044
44045
44046
44047
44048
44049
44050
44051
44052
44053
44054
44055
44056
44057
44058
44059
44060
44061
44062
44063
44064
44065
44066
44067
44068
44069
44070
44071
44072
44073
44074
44075
44076
44077
44078
44079
44080
44081
44082
44083
44084
44085
44086
44087
44088
44089
44090
44091
44092
44093
44094
44095
44096
44097
44098
44099
44100
44101
44102
44103
44104
44105
44106
44107
44108
44109
44110
44111
44112
44113
44114
44115
44116
44117
44118
44119
44120
44121
44122
44123
44124
44125
44126
44127
44128
44129
44130
44131
44132
44133
44134
44135
44136
44137
44138
44139
44140
44141
44142
44143
44144
44145
44146
44147
44148
44149
44150
44151
44152
44153
44154
44155
44156
44157
44158
44159
44160
44161
44162
44163
44164
44165
44166
44167
44168
44169
44170
44171
44172
44173
44174
44175
44176
44177
44178
44179
44180
44181
44182
44183
44184
44185
44186
44187
44188
44189
44190
44191
44192
44193
44194
44195
44196
44197
44198
44199
44200
44201
44202
44203
44204
44205
44206
44207
44208
44209
44210
44211
44212
44213
44214
44215
44216
44217
44218
44219
44220
44221
44222
44223
44224
44225
44226
44227
44228
44229
44230
44231
44232
44233
44234
44235
44236
44237
44238
44239
44240
44241
44242
44243
44244
44245
44246
44247
44248
44249
44250
44251
44252
44253
44254
44255
44256
44257
44258
44259
44260
44261
44262
44263
44264
44265
44266
44267
44268
44269
44270
44271
44272
44273
44274
44275
44276
44277
44278
44279
44280
44281
44282
44283
44284
44285
44286
44287
44288
44289
44290
44291
44292
44293
44294
44295
44296
44297
44298
44299
44300
44301
44302
44303
44304
44305
44306
44307
44308
44309
44310
44311
44312
44313
44314
44315
44316
44317
44318
44319
44320
44321
44322
44323
44324
44325
44326
44327
44328
44329
44330
44331
44332
44333
44334
44335
44336
44337
44338
44339
44340
44341
44342
44343
44344
44345
44346
44347
44348
44349
44350
44351
44352
44353
44354
44355
44356
44357
44358
44359
44360
44361
44362
44363
44364
44365
44366
44367
44368
44369
44370
44371
44372
44373
44374
44375
44376
44377
44378
44379
44380
44381
44382
44383
44384
44385
44386
44387
44388
44389
44390
44391
44392
44393
44394
44395
44396
44397
44398
44399
44400
44401
44402
44403
44404
44405
44406
44407
44408
44409
44410
44411
44412
44413
44414
44415
44416
44417
44418
44419
44420
44421
44422
44423
44424
44425
44426
44427
44428
44429
44430
44431
44432
44433
44434
44435
44436
44437
44438
44439
44440
44441
44442
44443
44444
44445
44446
44447
44448
44449
44450
44451
44452
44453
44454
44455
44456
44457
44458
44459
44460
44461
44462
44463
44464
44465
44466
44467
44468
44469
44470
44471
44472
44473
44474
44475
44476
44477
44478
44479
44480
44481
44482
44483
44484
44485
44486
44487
44488
44489
44490
44491
44492
44493
44494
44495
44496
44497
44498
44499
44500
44501
44502
44503
44504
44505
44506
44507
44508
44509
44510
44511
44512
44513
44514
44515
44516
44517
44518
44519
44520
44521
44522
44523
44524
44525
44526
44527
44528
44529
44530
44531
44532
44533
44534
44535
44536
44537
44538
44539
44540
44541
44542
44543
44544
44545
44546
44547
44548
44549
44550
44551
44552
44553
44554
44555
44556
44557
44558
44559
44560
44561
44562
44563
44564
44565
44566
44567
44568
44569
44570
44571
44572
44573
44574
44575
44576
44577
44578
44579
44580
44581
44582
44583
44584
44585
44586
44587
44588
44589
44590
44591
44592
44593
44594
44595
44596
44597
44598
44599
44600
44601
44602
44603
44604
44605
44606
44607
44608
44609
44610
44611
44612
44613
44614
44615
44616
44617
44618
44619
44620
44621
44622
44623
44624
44625
44626
44627
44628
44629
44630
44631
44632
44633
44634
44635
44636
44637
44638
44639
44640
44641
44642
44643
44644
44645
44646
44647
44648
44649
44650
44651
44652
44653
44654
44655
44656
44657
44658
44659
44660
44661
44662
44663
44664
44665
44666
44667
44668
44669
44670
44671
44672
44673
44674
44675
44676
44677
44678
44679
44680
44681
44682
44683
44684
44685
44686
44687
44688
44689
44690
44691
44692
44693
44694
44695
44696
44697
44698
44699
44700
44701
44702
44703
44704
44705
44706
44707
44708
44709
44710
44711
44712
44713
44714
44715
44716
44717
44718
44719
44720
44721
44722
44723
44724
44725
44726
44727
44728
44729
44730
44731
44732
44733
44734
44735
44736
44737
44738
44739
44740
44741
44742
44743
44744
44745
44746
44747
44748
44749
44750
44751
44752
44753
44754
44755
44756
44757
44758
44759
44760
44761
44762
44763
44764
44765
44766
44767
44768
44769
44770
44771
44772
44773
44774
44775
44776
44777
44778
44779
44780
44781
44782
44783
44784
44785
44786
44787
44788
44789
44790
44791
44792
44793
44794
44795
44796
44797
44798
44799
44800
44801
44802
44803
44804
44805
44806
44807
44808
44809
44810
44811
44812
44813
44814
44815
44816
44817
44818
44819
44820
44821
44822
44823
44824
44825
44826
44827
44828
44829
44830
44831
44832
44833
44834
44835
44836
44837
44838
44839
44840
44841
44842
44843
44844
44845
44846
44847
44848
44849
44850
44851
44852
44853
44854
44855
44856
44857
44858
44859
44860
44861
44862
44863
44864
44865
44866
44867
44868
44869
44870
44871
44872
44873
44874
44875
44876
44877
44878
44879
44880
44881
44882
44883
44884
44885
44886
44887
44888
44889
44890
44891
44892
44893
44894
44895
44896
44897
44898
44899
44900
44901
44902
44903
44904
44905
44906
44907
44908
44909
44910
44911
44912
44913
44914
44915
44916
44917
44918
44919
44920
44921
44922
44923
44924
44925
44926
44927
44928
44929
44930
44931
44932
44933
44934
44935
44936
44937
44938
44939
44940
44941
44942
44943
44944
44945
44946
44947
44948
44949
44950
44951
44952
44953
44954
44955
44956
44957
44958
44959
44960
44961
44962
44963
44964
44965
44966
44967
44968
44969
44970
44971
44972
44973
44974
44975
44976
44977
44978
44979
44980
44981
44982
44983
44984
44985
44986
44987
44988
44989
44990
44991
44992
44993
44994
44995
44996
44997
44998
44999
45000
45001
45002
45003
45004
45005
45006
45007
45008
45009
45010
45011
45012
45013
45014
45015
45016
45017
45018
45019
45020
45021
45022
45023
45024
45025
45026
45027
45028
45029
45030
45031
45032
45033
45034
45035
45036
45037
45038
45039
45040
45041
45042
45043
45044
45045
45046
45047
45048
45049
45050
45051
45052
45053
45054
45055
45056
45057
45058
45059
45060
45061
45062
45063
45064
45065
45066
45067
45068
45069
45070
45071
45072
45073
45074
45075
45076
45077
45078
45079
45080
45081
45082
45083
45084
45085
45086
45087
45088
45089
45090
45091
45092
45093
45094
45095
45096
45097
45098
45099
45100
45101
45102
45103
45104
45105
45106
45107
45108
45109
45110
45111
45112
45113
45114
45115
45116
45117
45118
45119
45120
45121
45122
45123
45124
45125
45126
45127
45128
45129
45130
45131
45132
45133
45134
45135
45136
45137
45138
45139
45140
45141
45142
45143
45144
45145
45146
45147
45148
45149
45150
45151
45152
45153
45154
45155
45156
45157
45158
45159
45160
45161
45162
45163
45164
45165
45166
45167
45168
45169
45170
45171
45172
45173
45174
45175
45176
45177
45178
45179
45180
45181
45182
45183
45184
45185
45186
45187
45188
45189
45190
45191
45192
45193
45194
45195
45196
45197
45198
45199
45200
45201
45202
45203
45204
45205
45206
45207
45208
45209
45210
45211
45212
45213
45214
45215
45216
45217
45218
45219
45220
45221
45222
45223
45224
45225
45226
45227
45228
45229
45230
45231
45232
45233
45234
45235
45236
45237
45238
45239
45240
45241
45242
45243
45244
45245
45246
45247
45248
45249
45250
45251
45252
45253
45254
45255
45256
45257
45258
45259
45260
45261
45262
45263
45264
45265
45266
45267
45268
45269
45270
45271
45272
45273
45274
45275
45276
45277
45278
45279
45280
45281
45282
45283
45284
45285
45286
45287
45288
45289
45290
45291
45292
45293
45294
45295
45296
45297
45298
45299
45300
45301
45302
45303
45304
45305
45306
45307
45308
45309
45310
45311
45312
45313
45314
45315
45316
45317
45318
45319
45320
45321
45322
45323
45324
45325
45326
45327
45328
45329
45330
45331
45332
45333
45334
45335
45336
45337
45338
45339
45340
45341
45342
45343
45344
45345
45346
45347
45348
45349
45350
45351
45352
45353
45354
45355
45356
45357
45358
45359
45360
45361
45362
45363
45364
45365
45366
45367
45368
45369
45370
45371
45372
45373
45374
45375
45376
45377
45378
45379
45380
45381
45382
45383
45384
45385
45386
45387
45388
45389
45390
45391
45392
45393
45394
45395
45396
45397
45398
45399
45400
45401
45402
45403
45404
45405
45406
45407
45408
45409
45410
45411
45412
45413
45414
45415
45416
45417
45418
45419
45420
45421
45422
45423
45424
45425
45426
45427
45428
45429
45430
45431
45432
45433
45434
45435
45436
45437
45438
45439
45440
45441
45442
45443
45444
45445
45446
45447
45448
45449
45450
45451
45452
45453
45454
45455
45456
45457
45458
45459
45460
45461
45462
45463
45464
45465
45466
45467
45468
45469
45470
45471
45472
45473
45474
45475
45476
45477
45478
45479
45480
45481
45482
45483
45484
45485
45486
45487
45488
45489
45490
45491
45492
45493
45494
45495
45496
45497
45498
45499
45500
45501
45502
45503
45504
45505
45506
45507
45508
45509
45510
45511
45512
45513
45514
45515
45516
45517
45518
45519
45520
45521
45522
45523
45524
45525
45526
45527
45528
45529
45530
45531
45532
45533
45534
45535
45536
45537
45538
45539
45540
45541
45542
45543
45544
45545
45546
45547
45548
45549
45550
45551
45552
45553
45554
45555
45556
45557
45558
45559
45560
45561
45562
45563
45564
45565
45566
45567
45568
45569
45570
45571
45572
45573
45574
45575
45576
45577
45578
45579
45580
45581
45582
45583
45584
45585
45586
45587
45588
45589
45590
45591
45592
45593
45594
45595
45596
45597
45598
45599
45600
45601
45602
45603
45604
45605
45606
45607
45608
45609
45610
45611
45612
45613
45614
45615
45616
45617
45618
45619
45620
45621
45622
45623
45624
45625
45626
45627
45628
45629
45630
45631
45632
45633
45634
45635
45636
45637
45638
45639
45640
45641
45642
45643
45644
45645
45646
45647
45648
45649
45650
45651
45652
45653
45654
45655
45656
45657
45658
45659
45660
45661
45662
45663
45664
45665
45666
45667
45668
45669
45670
45671
45672
45673
45674
45675
45676
45677
45678
45679
45680
45681
45682
45683
45684
45685
45686
45687
45688
45689
45690
45691
45692
45693
45694
45695
45696
45697
45698
45699
45700
45701
45702
45703
45704
45705
45706
45707
45708
45709
45710
45711
45712
45713
45714
45715
45716
45717
45718
45719
45720
45721
45722
45723
45724
45725
45726
45727
45728
45729
45730
45731
45732
45733
45734
45735
45736
45737
45738
45739
45740
45741
45742
45743
45744
45745
45746
45747
45748
45749
45750
45751
45752
45753
45754
45755
45756
45757
45758
45759
45760
45761
45762
45763
45764
45765
45766
45767
45768
45769
45770
45771
45772
45773
45774
45775
45776
45777
45778
45779
45780
45781
45782
45783
45784
45785
45786
45787
45788
45789
45790
45791
45792
45793
45794
45795
45796
45797
45798
45799
45800
45801
45802
45803
45804
45805
45806
45807
45808
45809
45810
45811
45812
45813
45814
45815
45816
45817
45818
45819
45820
45821
45822
45823
45824
45825
45826
45827
45828
45829
45830
45831
45832
45833
45834
45835
45836
45837
45838
45839
45840
45841
45842
45843
45844
45845
45846
45847
45848
45849
45850
45851
45852
45853
45854
45855
45856
45857
45858
45859
45860
45861
45862
45863
45864
45865
45866
45867
45868
45869
45870
45871
45872
45873
45874
45875
45876
45877
45878
45879
45880
45881
45882
45883
45884
45885
45886
45887
45888
45889
45890
45891
45892
45893
45894
45895
45896
45897
45898
45899
45900
45901
45902
45903
45904
45905
45906
45907
45908
45909
45910
45911
45912
45913
45914
45915
45916
45917
45918
45919
45920
45921
45922
45923
45924
45925
45926
45927
45928
45929
45930
45931
45932
45933
45934
45935
45936
45937
45938
45939
45940
45941
45942
45943
45944
45945
45946
45947
45948
45949
45950
45951
45952
45953
45954
45955
45956
45957
45958
45959
45960
45961
45962
45963
45964
45965
45966
45967
45968
45969
45970
45971
45972
45973
45974
45975
45976
45977
45978
45979
45980
45981
45982
45983
45984
45985
45986
45987
45988
45989
45990
45991
45992
45993
45994
45995
45996
45997
45998
45999
46000
46001
46002
46003
46004
46005
46006
46007
46008
46009
46010
46011
46012
46013
46014
46015
46016
46017
46018
46019
46020
46021
46022
46023
46024
46025
46026
46027
46028
46029
46030
46031
46032
46033
46034
46035
46036
46037
46038
46039
46040
46041
46042
46043
46044
46045
46046
46047
46048
46049
46050
46051
46052
46053
46054
46055
46056
46057
46058
46059
46060
46061
46062
46063
46064
46065
46066
46067
46068
46069
46070
46071
46072
46073
46074
46075
46076
46077
46078
46079
46080
46081
46082
46083
46084
46085
46086
46087
46088
46089
46090
46091
46092
46093
46094
46095
46096
46097
46098
46099
46100
46101
46102
46103
46104
46105
46106
46107
46108
46109
46110
46111
46112
46113
46114
46115
46116
46117
46118
46119
46120
46121
46122
46123
46124
46125
46126
46127
46128
46129
46130
46131
46132
46133
46134
46135
46136
46137
46138
46139
46140
46141
46142
46143
46144
46145
46146
46147
46148
46149
46150
46151
46152
46153
46154
46155
46156
46157
46158
46159
46160
46161
46162
46163
46164
46165
46166
46167
46168
46169
46170
46171
46172
46173
46174
46175
46176
46177
46178
46179
46180
46181
46182
46183
46184
46185
46186
46187
46188
46189
46190
46191
46192
46193
46194
46195
46196
46197
46198
46199
46200
46201
46202
46203
46204
46205
46206
46207
46208
46209
46210
46211
46212
46213
46214
46215
46216
46217
46218
46219
46220
46221
46222
46223
46224
46225
46226
46227
46228
46229
46230
46231
46232
46233
46234
46235
46236
46237
46238
46239
46240
46241
46242
46243
46244
46245
46246
46247
46248
46249
46250
46251
46252
46253
46254
46255
46256
46257
46258
46259
46260
46261
46262
46263
46264
46265
46266
46267
46268
46269
46270
46271
46272
46273
46274
46275
46276
46277
46278
46279
46280
46281
46282
46283
46284
46285
46286
46287
46288
46289
46290
46291
46292
46293
46294
46295
46296
46297
46298
46299
46300
46301
46302
46303
46304
46305
46306
46307
46308
46309
46310
46311
46312
46313
46314
46315
46316
46317
46318
46319
46320
46321
46322
46323
46324
46325
46326
46327
46328
46329
46330
46331
46332
46333
46334
46335
46336
46337
46338
46339
46340
46341
46342
46343
46344
46345
46346
46347
46348
46349
46350
46351
46352
46353
46354
46355
46356
46357
46358
46359
46360
46361
46362
46363
46364
46365
46366
46367
46368
46369
46370
46371
46372
46373
46374
46375
46376
46377
46378
46379
46380
46381
46382
46383
46384
46385
46386
46387
46388
46389
46390
46391
46392
46393
46394
46395
46396
46397
46398
46399
46400
46401
46402
46403
46404
46405
46406
46407
46408
46409
46410
46411
46412
46413
46414
46415
46416
46417
46418
46419
46420
46421
46422
46423
46424
46425
46426
46427
46428
46429
46430
46431
46432
46433
46434
46435
46436
46437
46438
46439
46440
46441
46442
46443
46444
46445
46446
46447
46448
46449
46450
46451
46452
46453
46454
46455
46456
46457
46458
46459
46460
46461
46462
46463
46464
46465
46466
46467
46468
46469
46470
46471
46472
46473
46474
46475
46476
46477
46478
46479
46480
46481
46482
46483
46484
46485
46486
46487
46488
46489
46490
46491
46492
46493
46494
46495
46496
46497
46498
46499
46500
46501
46502
46503
46504
46505
46506
46507
46508
46509
46510
46511
46512
46513
46514
46515
46516
46517
46518
46519
46520
46521
46522
46523
46524
46525
46526
46527
46528
46529
46530
46531
46532
46533
46534
46535
46536
46537
46538
46539
46540
46541
46542
46543
46544
46545
46546
46547
46548
46549
46550
46551
46552
46553
46554
46555
46556
46557
46558
46559
46560
46561
46562
46563
46564
46565
46566
46567
46568
46569
46570
46571
46572
46573
46574
46575
46576
46577
46578
46579
46580
46581
46582
46583
46584
46585
46586
46587
46588
46589
46590
46591
46592
46593
46594
46595
46596
46597
46598
46599
46600
46601
46602
46603
46604
46605
46606
46607
46608
46609
46610
46611
46612
46613
46614
46615
46616
46617
46618
46619
46620
46621
46622
46623
46624
46625
46626
46627
46628
46629
46630
46631
46632
46633
46634
46635
46636
46637
46638
46639
46640
46641
46642
46643
46644
46645
46646
46647
46648
46649
46650
46651
46652
46653
46654
46655
46656
46657
46658
46659
46660
46661
46662
46663
46664
46665
46666
46667
46668
46669
46670
46671
46672
46673
46674
46675
46676
46677
46678
46679
46680
46681
46682
46683
46684
46685
46686
46687
46688
46689
46690
46691
46692
46693
46694
46695
46696
46697
46698
46699
46700
46701
46702
46703
46704
46705
46706
46707
46708
46709
46710
46711
46712
46713
46714
46715
46716
46717
46718
46719
46720
46721
46722
46723
46724
46725
46726
46727
46728
46729
46730
46731
46732
46733
46734
46735
46736
46737
46738
46739
46740
46741
46742
46743
46744
46745
46746
46747
46748
46749
46750
46751
46752
46753
46754
46755
46756
46757
46758
46759
46760
46761
46762
46763
46764
46765
46766
46767
46768
46769
46770
46771
46772
46773
46774
46775
46776
46777
46778
46779
46780
46781
46782
46783
46784
46785
46786
46787
46788
46789
46790
46791
46792
46793
46794
46795
46796
46797
46798
46799
46800
46801
46802
46803
46804
46805
46806
46807
46808
46809
46810
46811
46812
46813
46814
46815
46816
46817
46818
46819
46820
46821
46822
46823
46824
46825
46826
46827
46828
46829
46830
46831
46832
46833
46834
46835
46836
46837
46838
46839
46840
46841
46842
46843
46844
46845
46846
46847
46848
46849
46850
46851
46852
46853
46854
46855
46856
46857
46858
46859
46860
46861
46862
46863
46864
46865
46866
46867
46868
46869
46870
46871
46872
46873
46874
46875
46876
46877
46878
46879
46880
46881
46882
46883
46884
46885
46886
46887
46888
46889
46890
46891
46892
46893
46894
46895
46896
46897
46898
46899
46900
46901
46902
46903
46904
46905
46906
46907
46908
46909
46910
46911
46912
46913
46914
46915
46916
46917
46918
46919
46920
46921
46922
46923
46924
46925
46926
46927
46928
46929
46930
46931
46932
46933
46934
46935
46936
46937
46938
46939
46940
46941
46942
46943
46944
46945
46946
46947
46948
46949
46950
46951
46952
46953
46954
46955
46956
46957
46958
46959
46960
46961
46962
46963
46964
46965
46966
46967
46968
46969
46970
46971
46972
46973
46974
46975
46976
46977
46978
46979
46980
46981
46982
46983
46984
46985
46986
46987
46988
46989
46990
46991
46992
46993
46994
46995
46996
46997
46998
46999
47000
47001
47002
47003
47004
47005
47006
47007
47008
47009
47010
47011
47012
47013
47014
47015
47016
47017
47018
47019
47020
47021
47022
47023
47024
47025
47026
47027
47028
47029
47030
47031
47032
47033
47034
47035
47036
47037
47038
47039
47040
47041
47042
47043
47044
47045
47046
47047
47048
47049
47050
47051
47052
47053
47054
47055
47056
47057
47058
47059
47060
47061
47062
47063
47064
47065
47066
47067
47068
47069
47070
47071
47072
47073
47074
47075
47076
47077
47078
47079
47080
47081
47082
47083
47084
47085
47086
47087
47088
47089
47090
47091
47092
47093
47094
47095
47096
47097
47098
47099
47100
47101
47102
47103
47104
47105
47106
47107
47108
47109
47110
47111
47112
47113
47114
47115
47116
47117
47118
47119
47120
47121
47122
47123
47124
47125
47126
47127
47128
47129
47130
47131
47132
47133
47134
47135
47136
47137
47138
47139
47140
47141
47142
47143
47144
47145
47146
47147
47148
47149
47150
47151
47152
47153
47154
47155
47156
47157
47158
47159
47160
47161
47162
47163
47164
47165
47166
47167
47168
47169
47170
47171
47172
47173
47174
47175
47176
47177
47178
47179
47180
47181
47182
47183
47184
47185
47186
47187
47188
47189
47190
47191
47192
47193
47194
47195
47196
47197
47198
47199
47200
47201
47202
47203
47204
47205
47206
47207
47208
47209
47210
47211
47212
47213
47214
47215
47216
47217
47218
47219
47220
47221
47222
47223
47224
47225
47226
47227
47228
47229
47230
47231
47232
47233
47234
47235
47236
47237
47238
47239
47240
47241
47242
47243
47244
47245
47246
47247
47248
47249
47250
47251
47252
47253
47254
47255
47256
47257
47258
47259
47260
47261
47262
47263
47264
47265
47266
47267
47268
47269
47270
47271
47272
47273
47274
47275
47276
47277
47278
47279
47280
47281
47282
47283
47284
47285
47286
47287
47288
47289
47290
47291
47292
47293
47294
47295
47296
47297
47298
47299
47300
47301
47302
47303
47304
47305
47306
47307
47308
47309
47310
47311
47312
47313
47314
47315
47316
47317
47318
47319
47320
47321
47322
47323
47324
47325
47326
47327
47328
47329
47330
47331
47332
47333
47334
47335
47336
47337
47338
47339
47340
47341
47342
47343
47344
47345
47346
47347
47348
47349
47350
47351
47352
47353
47354
47355
47356
47357
47358
47359
47360
47361
47362
47363
47364
47365
47366
47367
47368
47369
47370
47371
47372
47373
47374
47375
47376
47377
47378
47379
47380
47381
47382
47383
47384
47385
47386
47387
47388
47389
47390
47391
47392
47393
47394
47395
47396
47397
47398
47399
47400
47401
47402
47403
47404
47405
47406
47407
47408
47409
47410
47411
47412
47413
47414
47415
47416
47417
47418
47419
47420
47421
47422
47423
47424
47425
47426
47427
47428
47429
47430
47431
47432
47433
47434
47435
47436
47437
47438
47439
47440
47441
47442
47443
47444
47445
47446
47447
47448
47449
47450
47451
47452
47453
47454
47455
47456
47457
47458
47459
47460
47461
47462
47463
47464
47465
47466
47467
47468
47469
47470
47471
47472
47473
47474
47475
47476
47477
47478
47479
47480
47481
47482
47483
47484
47485
47486
47487
47488
47489
47490
47491
47492
47493
47494
47495
47496
47497
47498
47499
47500
47501
47502
47503
47504
47505
47506
47507
47508
47509
47510
47511
47512
47513
47514
47515
47516
47517
47518
47519
47520
47521
47522
47523
47524
47525
47526
47527
47528
47529
47530
47531
47532
47533
47534
47535
47536
47537
47538
47539
47540
47541
47542
47543
47544
47545
47546
47547
47548
47549
47550
47551
47552
47553
47554
47555
47556
47557
47558
47559
47560
47561
47562
47563
47564
47565
47566
47567
47568
47569
47570
47571
47572
47573
47574
47575
47576
47577
47578
47579
47580
47581
47582
47583
47584
47585
47586
47587
47588
47589
47590
47591
47592
47593
47594
47595
47596
47597
47598
47599
47600
47601
47602
47603
47604
47605
47606
47607
47608
47609
47610
47611
47612
47613
47614
47615
47616
47617
47618
47619
47620
47621
47622
47623
47624
47625
47626
47627
47628
47629
47630
47631
47632
47633
47634
47635
47636
47637
47638
47639
47640
47641
47642
47643
47644
47645
47646
47647
47648
47649
47650
47651
47652
47653
47654
47655
47656
47657
47658
47659
47660
47661
47662
47663
47664
47665
47666
47667
47668
47669
47670
47671
47672
47673
47674
47675
47676
47677
47678
47679
47680
47681
47682
47683
47684
47685
47686
47687
47688
47689
47690
47691
47692
47693
47694
47695
47696
47697
47698
47699
47700
47701
47702
47703
47704
47705
47706
47707
47708
47709
47710
47711
47712
47713
47714
47715
47716
47717
47718
47719
47720
47721
47722
47723
47724
47725
47726
47727
47728
47729
47730
47731
47732
47733
47734
47735
47736
47737
47738
47739
47740
47741
47742
47743
47744
47745
47746
47747
47748
47749
47750
47751
47752
47753
47754
47755
47756
47757
47758
47759
47760
47761
47762
47763
47764
47765
47766
47767
47768
47769
47770
47771
47772
47773
47774
47775
47776
47777
47778
47779
47780
47781
47782
47783
47784
47785
47786
47787
47788
47789
47790
47791
47792
47793
47794
47795
47796
47797
47798
47799
47800
47801
47802
47803
47804
47805
47806
47807
47808
47809
47810
47811
47812
47813
47814
47815
47816
47817
47818
47819
47820
47821
47822
47823
47824
47825
47826
47827
47828
47829
47830
47831
47832
47833
47834
47835
47836
47837
47838
47839
47840
47841
47842
47843
47844
47845
47846
47847
47848
47849
47850
47851
47852
47853
47854
47855
47856
47857
47858
47859
47860
47861
47862
47863
47864
47865
47866
47867
47868
47869
47870
47871
47872
47873
47874
47875
47876
47877
47878
47879
47880
47881
47882
47883
47884
47885
47886
47887
47888
47889
47890
47891
47892
47893
47894
47895
47896
47897
47898
47899
47900
47901
47902
47903
47904
47905
47906
47907
47908
47909
47910
47911
47912
47913
47914
47915
47916
47917
47918
47919
47920
47921
47922
47923
47924
47925
47926
47927
47928
47929
47930
47931
47932
47933
47934
47935
47936
47937
47938
47939
47940
47941
47942
47943
47944
47945
47946
47947
47948
47949
47950
47951
47952
47953
47954
47955
47956
47957
47958
47959
47960
47961
47962
47963
47964
47965
47966
47967
47968
47969
47970
47971
47972
47973
47974
47975
47976
47977
47978
47979
47980
47981
47982
47983
47984
47985
47986
47987
47988
47989
47990
47991
47992
47993
47994
47995
47996
47997
47998
47999
48000
48001
48002
48003
48004
48005
48006
48007
48008
48009
48010
48011
48012
48013
48014
48015
48016
48017
48018
48019
48020
48021
48022
48023
48024
48025
48026
48027
48028
48029
48030
48031
48032
48033
48034
48035
48036
48037
48038
48039
48040
48041
48042
48043
48044
48045
48046
48047
48048
48049
48050
48051
48052
48053
48054
48055
48056
48057
48058
48059
48060
48061
48062
48063
48064
48065
48066
48067
48068
48069
48070
48071
48072
48073
48074
48075
48076
48077
48078
48079
48080
48081
48082
48083
48084
48085
48086
48087
48088
48089
48090
48091
48092
48093
48094
48095
48096
48097
48098
48099
48100
48101
48102
48103
48104
48105
48106
48107
48108
48109
48110
48111
48112
48113
48114
48115
48116
48117
48118
48119
48120
48121
48122
48123
48124
48125
48126
48127
48128
48129
48130
48131
48132
48133
48134
48135
48136
48137
48138
48139
48140
48141
48142
48143
48144
48145
48146
48147
48148
48149
48150
48151
48152
48153
48154
48155
48156
48157
48158
48159
48160
48161
48162
48163
48164
48165
48166
48167
48168
48169
48170
48171
48172
48173
48174
48175
48176
48177
48178
48179
48180
48181
48182
48183
48184
48185
48186
48187
48188
48189
48190
48191
48192
48193
48194
48195
48196
48197
48198
48199
48200
48201
48202
48203
48204
48205
48206
48207
48208
48209
48210
48211
48212
48213
48214
48215
48216
48217
48218
48219
48220
48221
48222
48223
48224
48225
48226
48227
48228
48229
48230
48231
48232
48233
48234
48235
48236
48237
48238
48239
48240
48241
48242
48243
48244
48245
48246
48247
48248
48249
48250
48251
48252
48253
48254
48255
48256
48257
48258
48259
48260
48261
48262
48263
48264
48265
48266
48267
48268
48269
48270
48271
48272
48273
48274
48275
48276
48277
48278
48279
48280
48281
48282
48283
48284
48285
48286
48287
48288
48289
48290
48291
48292
48293
48294
48295
48296
48297
48298
48299
48300
48301
48302
48303
48304
48305
48306
48307
48308
48309
48310
48311
48312
48313
48314
48315
48316
48317
48318
48319
48320
48321
48322
48323
48324
48325
48326
48327
48328
48329
48330
48331
48332
48333
48334
48335
48336
48337
48338
48339
48340
48341
48342
48343
48344
48345
48346
48347
48348
48349
48350
48351
48352
48353
48354
48355
48356
48357
48358
48359
48360
48361
48362
48363
48364
48365
48366
48367
48368
48369
48370
48371
48372
48373
48374
48375
48376
48377
48378
48379
48380
48381
48382
48383
48384
48385
48386
48387
48388
48389
48390
48391
48392
48393
48394
48395
48396
48397
48398
48399
48400
48401
48402
48403
48404
48405
48406
48407
48408
48409
48410
48411
48412
48413
48414
48415
48416
48417
48418
48419
48420
48421
48422
48423
48424
48425
48426
48427
48428
48429
48430
48431
48432
48433
48434
48435
48436
48437
48438
48439
48440
48441
48442
48443
48444
48445
48446
48447
48448
48449
48450
48451
48452
48453
48454
48455
48456
48457
48458
48459
48460
48461
48462
48463
48464
48465
48466
48467
48468
48469
48470
48471
48472
48473
48474
48475
48476
48477
48478
48479
48480
48481
48482
48483
48484
48485
48486
48487
48488
48489
48490
48491
48492
48493
48494
48495
48496
48497
48498
48499
48500
48501
48502
48503
48504
48505
48506
48507
48508
48509
48510
48511
48512
48513
48514
48515
48516
48517
48518
48519
48520
48521
48522
48523
48524
48525
48526
48527
48528
48529
48530
48531
48532
48533
48534
48535
48536
48537
48538
48539
48540
48541
48542
48543
48544
48545
48546
48547
48548
48549
48550
48551
48552
48553
48554
48555
48556
48557
48558
48559
48560
48561
48562
48563
48564
48565
48566
48567
48568
48569
48570
48571
48572
48573
48574
48575
48576
48577
48578
48579
48580
48581
48582
48583
48584
48585
48586
48587
48588
48589
48590
48591
48592
48593
48594
48595
48596
48597
48598
48599
48600
48601
48602
48603
48604
48605
48606
48607
48608
48609
48610
48611
48612
48613
48614
48615
48616
48617
48618
48619
48620
48621
48622
48623
48624
48625
48626
48627
48628
48629
48630
48631
48632
48633
48634
48635
48636
48637
48638
48639
48640
48641
48642
48643
48644
48645
48646
48647
48648
48649
48650
48651
48652
48653
48654
48655
48656
48657
48658
48659
48660
48661
48662
48663
48664
48665
48666
48667
48668
48669
48670
48671
48672
48673
48674
48675
48676
48677
48678
48679
48680
48681
48682
48683
48684
48685
48686
48687
48688
48689
48690
48691
48692
48693
48694
48695
48696
48697
48698
48699
48700
48701
48702
48703
48704
48705
48706
48707
48708
48709
48710
48711
48712
48713
48714
48715
48716
48717
48718
48719
48720
48721
48722
48723
48724
48725
48726
48727
48728
48729
48730
48731
48732
48733
48734
48735
48736
48737
48738
48739
48740
48741
48742
48743
48744
48745
48746
48747
48748
48749
48750
48751
48752
48753
48754
48755
48756
48757
48758
48759
48760
48761
48762
48763
48764
48765
48766
48767
48768
48769
48770
48771
48772
48773
48774
48775
48776
48777
48778
48779
48780
48781
48782
48783
48784
48785
48786
48787
48788
48789
48790
48791
48792
48793
48794
48795
48796
48797
48798
48799
48800
48801
48802
48803
48804
48805
48806
48807
48808
48809
48810
48811
48812
48813
48814
48815
48816
48817
48818
48819
48820
48821
48822
48823
48824
48825
48826
48827
48828
48829
48830
48831
48832
48833
48834
48835
48836
48837
48838
48839
48840
48841
48842
48843
48844
48845
48846
48847
48848
48849
48850
48851
48852
48853
48854
48855
48856
48857
48858
48859
48860
48861
48862
48863
48864
48865
48866
48867
48868
48869
48870
48871
48872
48873
48874
48875
48876
48877
48878
48879
48880
48881
48882
48883
48884
48885
48886
48887
48888
48889
48890
48891
48892
48893
48894
48895
48896
48897
48898
48899
48900
48901
48902
48903
48904
48905
48906
48907
48908
48909
48910
48911
48912
48913
48914
48915
48916
48917
48918
48919
48920
48921
48922
48923
48924
48925
48926
48927
48928
48929
48930
48931
48932
48933
48934
48935
48936
48937
48938
48939
48940
48941
48942
48943
48944
48945
48946
48947
48948
48949
48950
48951
48952
48953
48954
48955
48956
48957
48958
48959
48960
48961
48962
48963
48964
48965
48966
48967
48968
48969
48970
48971
48972
48973
48974
48975
48976
48977
48978
48979
48980
48981
48982
48983
48984
48985
48986
48987
48988
48989
48990
48991
48992
48993
48994
48995
48996
48997
48998
48999
49000
49001
49002
49003
49004
49005
49006
49007
49008
49009
49010
49011
49012
49013
49014
49015
49016
49017
49018
49019
49020
49021
49022
49023
49024
49025
49026
49027
49028
49029
49030
49031
49032
49033
49034
49035
49036
49037
49038
49039
49040
49041
49042
49043
49044
49045
49046
49047
49048
49049
49050
49051
49052
49053
49054
49055
49056
49057
49058
49059
49060
49061
49062
49063
49064
49065
49066
49067
49068
49069
49070
49071
49072
49073
49074
49075
49076
49077
49078
49079
49080
49081
49082
49083
49084
49085
49086
49087
49088
49089
49090
49091
49092
49093
49094
49095
49096
49097
49098
49099
49100
49101
49102
49103
49104
49105
49106
49107
49108
49109
49110
49111
49112
49113
49114
49115
49116
49117
49118
49119
49120
49121
49122
49123
49124
49125
49126
49127
49128
49129
49130
49131
49132
49133
49134
49135
49136
49137
49138
49139
49140
49141
49142
49143
49144
49145
49146
49147
49148
49149
49150
49151
49152
49153
49154
49155
49156
49157
49158
49159
49160
49161
49162
49163
49164
49165
49166
49167
49168
49169
49170
49171
49172
49173
49174
49175
49176
49177
49178
49179
49180
49181
49182
49183
49184
49185
49186
49187
49188
49189
49190
49191
49192
49193
49194
49195
49196
49197
49198
49199
49200
49201
49202
49203
49204
49205
49206
49207
49208
49209
49210
49211
49212
49213
49214
49215
49216
49217
49218
49219
49220
49221
49222
49223
49224
49225
49226
49227
49228
49229
49230
49231
49232
49233
49234
49235
49236
49237
49238
49239
49240
49241
49242
49243
49244
49245
49246
49247
49248
49249
49250
49251
49252
49253
49254
49255
49256
49257
49258
49259
49260
49261
49262
49263
49264
49265
49266
49267
49268
49269
49270
49271
49272
49273
49274
49275
49276
49277
49278
49279
49280
49281
49282
49283
49284
49285
49286
49287
49288
49289
49290
49291
49292
49293
49294
49295
49296
49297
49298
49299
49300
49301
49302
49303
49304
49305
49306
49307
49308
49309
49310
49311
49312
49313
49314
49315
49316
49317
49318
49319
49320
49321
49322
49323
49324
49325
49326
49327
49328
49329
49330
49331
49332
49333
49334
49335
49336
49337
49338
49339
49340
49341
49342
49343
49344
49345
49346
49347
49348
49349
49350
49351
49352
49353
49354
49355
49356
49357
49358
49359
49360
49361
49362
49363
49364
49365
49366
49367
49368
49369
49370
49371
49372
49373
49374
49375
49376
49377
49378
49379
49380
49381
49382
49383
49384
49385
49386
49387
49388
49389
49390
49391
49392
49393
49394
49395
49396
49397
49398
49399
49400
49401
49402
49403
49404
49405
49406
49407
49408
49409
49410
49411
49412
49413
49414
49415
49416
49417
49418
49419
49420
49421
49422
49423
49424
49425
49426
49427
49428
49429
49430
49431
49432
49433
49434
49435
49436
49437
49438
49439
49440
49441
49442
49443
49444
49445
49446
49447
49448
49449
49450
49451
49452
49453
49454
49455
49456
49457
49458
49459
49460
49461
49462
49463
49464
49465
49466
49467
49468
49469
49470
49471
49472
49473
49474
49475
49476
49477
49478
49479
49480
49481
49482
49483
49484
49485
49486
49487
49488
49489
49490
49491
49492
49493
49494
49495
49496
49497
49498
49499
49500
49501
49502
49503
49504
49505
49506
49507
49508
49509
49510
49511
49512
49513
49514
49515
49516
49517
49518
49519
49520
49521
49522
49523
49524
49525
49526
49527
49528
49529
49530
49531
49532
49533
49534
49535
49536
49537
49538
49539
49540
49541
49542
49543
49544
49545
49546
49547
49548
49549
49550
49551
49552
49553
49554
49555
49556
49557
49558
49559
49560
49561
49562
49563
49564
49565
49566
49567
49568
49569
49570
49571
49572
49573
49574
49575
49576
49577
49578
49579
49580
49581
49582
49583
49584
49585
49586
49587
49588
49589
49590
49591
49592
49593
49594
49595
49596
49597
49598
49599
49600
49601
49602
49603
49604
49605
49606
49607
49608
49609
49610
49611
49612
49613
49614
49615
49616
49617
49618
49619
49620
49621
49622
49623
49624
49625
49626
49627
49628
49629
49630
49631
49632
49633
49634
49635
49636
49637
49638
49639
49640
49641
49642
49643
49644
49645
49646
49647
49648
49649
49650
49651
49652
49653
49654
49655
49656
49657
49658
49659
49660
49661
49662
49663
49664
49665
49666
49667
49668
49669
49670
49671
49672
49673
49674
49675
49676
49677
49678
49679
49680
49681
49682
49683
49684
49685
49686
49687
49688
49689
49690
49691
49692
49693
49694
49695
49696
49697
49698
49699
49700
49701
49702
49703
49704
49705
49706
49707
49708
49709
49710
49711
49712
49713
49714
49715
49716
49717
49718
49719
49720
49721
49722
49723
49724
49725
49726
49727
49728
49729
49730
49731
49732
49733
49734
49735
49736
49737
49738
49739
49740
49741
49742
49743
49744
49745
49746
49747
49748
49749
49750
49751
49752
49753
49754
49755
49756
49757
49758
49759
49760
49761
49762
49763
49764
49765
49766
49767
49768
49769
49770
49771
49772
49773
49774
49775
49776
49777
49778
49779
49780
49781
49782
49783
49784
49785
49786
49787
49788
49789
49790
49791
49792
49793
49794
49795
49796
49797
49798
49799
49800
49801
49802
49803
49804
49805
49806
49807
49808
49809
49810
49811
49812
49813
49814
49815
49816
49817
49818
49819
49820
49821
49822
49823
49824
49825
49826
49827
49828
49829
49830
49831
49832
49833
49834
49835
49836
49837
49838
49839
49840
49841
49842
49843
49844
49845
49846
49847
49848
49849
49850
49851
49852
49853
49854
49855
49856
49857
49858
49859
49860
49861
49862
49863
49864
49865
49866
49867
49868
49869
49870
49871
49872
49873
49874
49875
49876
49877
49878
49879
49880
49881
49882
49883
49884
49885
49886
49887
49888
49889
49890
49891
49892
49893
49894
49895
49896
49897
49898
49899
49900
49901
49902
49903
49904
49905
49906
49907
49908
49909
49910
49911
49912
49913
49914
49915
49916
49917
49918
49919
49920
49921
49922
49923
49924
49925
49926
49927
49928
49929
49930
49931
49932
49933
49934
49935
49936
49937
49938
49939
49940
49941
49942
49943
49944
49945
49946
49947
49948
49949
49950
49951
49952
49953
49954
49955
49956
49957
49958
49959
49960
49961
49962
49963
49964
49965
49966
49967
49968
49969
49970
49971
49972
49973
49974
49975
49976
49977
49978
49979
49980
49981
49982
49983
49984
49985
49986
49987
49988
49989
49990
49991
49992
49993
49994
49995
49996
49997
49998
49999
50000
50001
50002
50003
50004
50005
50006
50007
50008
50009
50010
50011
50012
50013
50014
50015
50016
50017
50018
50019
50020
50021
50022
50023
50024
50025
50026
50027
50028
50029
50030
50031
50032
50033
50034
50035
50036
50037
50038
50039
50040
50041
50042
50043
50044
50045
50046
50047
50048
50049
50050
50051
50052
50053
50054
50055
50056
50057
50058
50059
50060
50061
50062
50063
50064
50065
50066
50067
50068
50069
50070
50071
50072
50073
50074
50075
50076
50077
50078
50079
50080
50081
50082
50083
50084
50085
50086
50087
50088
50089
50090
50091
50092
50093
50094
50095
50096
50097
50098
50099
50100
50101
50102
50103
50104
50105
50106
50107
50108
50109
50110
50111
50112
50113
50114
50115
50116
50117
50118
50119
50120
50121
50122
50123
50124
50125
50126
50127
50128
50129
50130
50131
50132
50133
50134
50135
50136
50137
50138
50139
50140
50141
50142
50143
50144
50145
50146
50147
50148
50149
50150
50151
50152
50153
50154
50155
50156
50157
50158
50159
50160
50161
50162
50163
50164
50165
50166
50167
50168
50169
50170
50171
50172
50173
50174
50175
50176
50177
50178
50179
50180
50181
50182
50183
50184
50185
50186
50187
50188
50189
50190
50191
50192
50193
50194
50195
50196
50197
50198
50199
50200
50201
50202
50203
50204
50205
50206
50207
50208
50209
50210
50211
50212
50213
50214
50215
50216
50217
50218
50219
50220
50221
50222
50223
50224
50225
50226
50227
50228
50229
50230
50231
50232
50233
50234
50235
50236
50237
50238
50239
50240
50241
50242
50243
50244
50245
50246
50247
50248
50249
50250
50251
50252
50253
50254
50255
50256
50257
50258
50259
50260
50261
50262
50263
50264
50265
50266
50267
50268
50269
50270
50271
50272
50273
50274
50275
50276
50277
50278
50279
50280
50281
50282
50283
50284
50285
50286
50287
50288
50289
50290
50291
50292
50293
50294
50295
50296
50297
50298
50299
50300
50301
50302
50303
50304
50305
50306
50307
50308
50309
50310
50311
50312
50313
50314
50315
50316
50317
50318
50319
50320
50321
50322
50323
50324
50325
50326
50327
50328
50329
50330
50331
50332
50333
50334
50335
50336
50337
50338
50339
50340
50341
50342
50343
50344
50345
50346
50347
50348
50349
50350
50351
50352
50353
50354
50355
50356
50357
50358
50359
50360
50361
50362
50363
50364
50365
50366
50367
50368
50369
50370
50371
50372
50373
50374
50375
50376
50377
50378
50379
50380
50381
50382
50383
50384
50385
50386
50387
50388
50389
50390
50391
50392
50393
50394
50395
50396
50397
50398
50399
50400
50401
50402
50403
50404
50405
50406
50407
50408
50409
50410
50411
50412
50413
50414
50415
50416
50417
50418
50419
50420
50421
50422
50423
50424
50425
50426
50427
50428
50429
50430
50431
50432
50433
50434
50435
50436
50437
50438
50439
50440
50441
50442
50443
50444
50445
50446
50447
50448
50449
50450
50451
50452
50453
50454
50455
50456
50457
50458
50459
50460
50461
50462
50463
50464
50465
50466
50467
50468
50469
50470
50471
50472
50473
50474
50475
50476
50477
50478
50479
50480
50481
50482
50483
50484
50485
50486
50487
50488
50489
50490
50491
50492
50493
50494
50495
50496
50497
50498
50499
50500
50501
50502
50503
50504
50505
50506
50507
50508
50509
50510
50511
50512
50513
50514
50515
50516
50517
50518
50519
50520
50521
50522
50523
50524
50525
50526
50527
50528
50529
50530
50531
50532
50533
50534
50535
50536
50537
50538
50539
50540
50541
50542
50543
50544
50545
50546
50547
50548
50549
50550
50551
50552
50553
50554
50555
50556
50557
50558
50559
50560
50561
50562
50563
50564
50565
50566
50567
50568
50569
50570
50571
50572
50573
50574
50575
50576
50577
50578
50579
50580
50581
50582
50583
50584
50585
50586
50587
50588
50589
50590
50591
50592
50593
50594
50595
50596
50597
50598
50599
50600
50601
50602
50603
50604
50605
50606
50607
50608
50609
50610
50611
50612
50613
50614
50615
50616
50617
50618
50619
50620
50621
50622
50623
50624
50625
50626
50627
50628
50629
50630
50631
50632
50633
50634
50635
50636
50637
50638
50639
50640
50641
50642
50643
50644
50645
50646
50647
50648
50649
50650
50651
50652
50653
50654
50655
50656
50657
50658
50659
50660
50661
50662
50663
50664
50665
50666
50667
50668
50669
50670
50671
50672
50673
50674
50675
50676
50677
50678
50679
50680
50681
50682
50683
50684
50685
50686
50687
50688
50689
50690
50691
50692
50693
50694
50695
50696
50697
50698
50699
50700
50701
50702
50703
50704
50705
50706
50707
50708
50709
50710
50711
50712
50713
50714
50715
50716
50717
50718
50719
50720
50721
50722
50723
50724
50725
50726
50727
50728
50729
50730
50731
50732
50733
50734
50735
50736
50737
50738
50739
50740
50741
50742
50743
50744
50745
50746
50747
50748
50749
50750
50751
50752
50753
50754
50755
50756
50757
50758
50759
50760
50761
50762
50763
50764
50765
50766
50767
50768
50769
50770
50771
50772
50773
50774
50775
50776
50777
50778
50779
50780
50781
50782
50783
50784
50785
50786
50787
50788
50789
50790
50791
50792
50793
50794
50795
50796
50797
50798
50799
50800
50801
50802
50803
50804
50805
50806
50807
50808
50809
50810
50811
50812
50813
50814
50815
50816
50817
50818
50819
50820
50821
50822
50823
50824
50825
50826
50827
50828
50829
50830
50831
50832
50833
50834
50835
50836
50837
50838
50839
50840
50841
50842
50843
50844
50845
50846
50847
50848
50849
50850
50851
50852
50853
50854
50855
50856
50857
50858
50859
50860
50861
50862
50863
50864
50865
50866
50867
50868
50869
50870
50871
50872
50873
50874
50875
50876
50877
50878
50879
50880
50881
50882
50883
50884
50885
50886
50887
50888
50889
50890
50891
50892
50893
50894
50895
50896
50897
50898
50899
50900
50901
50902
50903
50904
50905
50906
50907
50908
50909
50910
50911
50912
50913
50914
50915
50916
50917
50918
50919
50920
50921
50922
50923
50924
50925
50926
50927
50928
50929
50930
50931
50932
50933
50934
50935
50936
50937
50938
50939
50940
50941
50942
50943
50944
50945
50946
50947
50948
50949
50950
50951
50952
50953
50954
50955
50956
50957
50958
50959
50960
50961
50962
50963
50964
50965
50966
50967
50968
50969
50970
50971
50972
50973
50974
50975
50976
50977
50978
50979
50980
50981
50982
50983
50984
50985
50986
50987
50988
50989
50990
50991
50992
50993
50994
50995
50996
50997
50998
50999
51000
51001
51002
51003
51004
51005
51006
51007
51008
51009
51010
51011
51012
51013
51014
51015
51016
51017
51018
51019
51020
51021
51022
51023
51024
51025
51026
51027
51028
51029
51030
51031
51032
51033
51034
51035
51036
51037
51038
51039
51040
51041
51042
51043
51044
51045
51046
51047
51048
51049
51050
51051
51052
51053
51054
51055
51056
51057
51058
51059
51060
51061
51062
51063
51064
51065
51066
51067
51068
51069
51070
51071
51072
51073
51074
51075
51076
51077
51078
51079
51080
51081
51082
51083
51084
51085
51086
51087
51088
51089
51090
51091
51092
51093
51094
51095
51096
51097
51098
51099
51100
51101
51102
51103
51104
51105
51106
51107
51108
51109
51110
51111
51112
51113
51114
51115
51116
51117
51118
51119
51120
51121
51122
51123
51124
51125
51126
51127
51128
51129
51130
51131
51132
51133
51134
51135
51136
51137
51138
51139
51140
51141
51142
51143
51144
51145
51146
51147
51148
51149
51150
51151
51152
51153
51154
51155
51156
51157
51158
51159
51160
51161
51162
51163
51164
51165
51166
51167
51168
51169
51170
51171
51172
51173
51174
51175
51176
51177
51178
51179
51180
51181
51182
51183
51184
51185
51186
51187
51188
51189
51190
51191
51192
51193
51194
51195
51196
51197
51198
51199
51200
51201
51202
51203
51204
51205
51206
51207
51208
51209
51210
51211
51212
51213
51214
51215
51216
51217
51218
51219
51220
51221
51222
51223
51224
51225
51226
51227
51228
51229
51230
51231
51232
51233
51234
51235
51236
51237
51238
51239
51240
51241
51242
51243
51244
51245
51246
51247
51248
51249
51250
51251
51252
51253
51254
51255
51256
51257
51258
51259
51260
51261
51262
51263
51264
51265
51266
51267
51268
51269
51270
51271
51272
51273
51274
51275
51276
51277
51278
51279
51280
51281
51282
51283
51284
51285
51286
51287
51288
51289
51290
51291
51292
51293
51294
51295
51296
51297
51298
51299
51300
51301
51302
51303
51304
51305
51306
51307
51308
51309
51310
51311
51312
51313
51314
51315
51316
51317
51318
51319
51320
51321
51322
51323
51324
51325
51326
51327
51328
51329
51330
51331
51332
51333
51334
51335
51336
51337
51338
51339
51340
51341
51342
51343
51344
51345
51346
51347
51348
51349
51350
51351
51352
51353
51354
51355
51356
51357
51358
51359
51360
51361
51362
51363
51364
51365
51366
51367
51368
51369
51370
51371
51372
51373
51374
51375
51376
51377
51378
51379
51380
51381
51382
51383
51384
51385
51386
51387
51388
51389
51390
51391
51392
51393
51394
51395
51396
51397
51398
51399
51400
51401
51402
51403
51404
51405
51406
51407
51408
51409
51410
51411
51412
51413
51414
51415
51416
51417
51418
51419
51420
51421
51422
51423
51424
51425
51426
51427
51428
51429
51430
51431
51432
51433
51434
51435
51436
51437
51438
51439
51440
51441
51442
51443
51444
51445
51446
51447
51448
51449
51450
51451
51452
51453
51454
51455
51456
51457
51458
51459
51460
51461
51462
51463
51464
51465
51466
51467
51468
51469
51470
51471
51472
51473
51474
51475
51476
51477
51478
51479
51480
51481
51482
51483
51484
51485
51486
51487
51488
51489
51490
51491
51492
51493
51494
51495
51496
51497
51498
51499
51500
51501
51502
51503
51504
51505
51506
51507
51508
51509
51510
51511
51512
51513
51514
51515
51516
51517
51518
51519
51520
51521
51522
51523
51524
51525
51526
51527
51528
51529
51530
51531
51532
51533
51534
51535
51536
51537
51538
51539
51540
51541
51542
51543
51544
51545
51546
51547
51548
51549
51550
51551
51552
51553
51554
51555
51556
51557
51558
51559
51560
51561
51562
51563
51564
51565
51566
51567
51568
51569
51570
51571
51572
51573
51574
51575
51576
51577
51578
51579
51580
51581
51582
51583
51584
51585
51586
51587
51588
51589
51590
51591
51592
51593
51594
51595
51596
51597
51598
51599
51600
51601
51602
51603
51604
51605
51606
51607
51608
51609
51610
51611
51612
51613
51614
51615
51616
51617
51618
51619
51620
51621
51622
51623
51624
51625
51626
51627
51628
51629
51630
51631
51632
51633
51634
51635
51636
51637
51638
51639
51640
51641
51642
51643
51644
51645
51646
51647
51648
51649
51650
51651
51652
51653
51654
51655
51656
51657
51658
51659
51660
51661
51662
51663
51664
51665
51666
51667
51668
51669
51670
51671
51672
51673
51674
51675
51676
51677
51678
51679
51680
51681
51682
51683
51684
51685
51686
51687
51688
51689
51690
51691
51692
51693
51694
51695
51696
51697
51698
51699
51700
51701
51702
51703
51704
51705
51706
51707
51708
51709
51710
51711
51712
51713
51714
51715
51716
51717
51718
51719
51720
51721
51722
51723
51724
51725
51726
51727
51728
51729
51730
51731
51732
51733
51734
51735
51736
51737
51738
51739
51740
51741
51742
51743
51744
51745
51746
51747
51748
51749
51750
51751
51752
51753
51754
51755
51756
51757
51758
51759
51760
51761
51762
51763
51764
51765
51766
51767
51768
51769
51770
51771
51772
51773
51774
51775
51776
51777
51778
51779
51780
51781
51782
51783
51784
51785
51786
51787
51788
51789
51790
51791
51792
51793
51794
51795
51796
51797
51798
51799
51800
51801
51802
51803
51804
51805
51806
51807
51808
51809
51810
51811
51812
51813
51814
51815
51816
51817
51818
51819
51820
51821
51822
51823
51824
51825
51826
51827
51828
51829
51830
51831
51832
51833
51834
51835
51836
51837
51838
51839
51840
51841
51842
51843
51844
51845
51846
51847
51848
51849
51850
51851
51852
51853
51854
51855
51856
51857
51858
51859
51860
51861
51862
51863
51864
51865
51866
51867
51868
51869
51870
51871
51872
51873
51874
51875
51876
51877
51878
51879
51880
51881
51882
51883
51884
51885
51886
51887
51888
51889
51890
51891
51892
51893
51894
51895
51896
51897
51898
51899
51900
51901
51902
51903
51904
51905
51906
51907
51908
51909
51910
51911
51912
51913
51914
51915
51916
51917
51918
51919
51920
51921
51922
51923
51924
51925
51926
51927
51928
51929
51930
51931
51932
51933
51934
51935
51936
51937
51938
51939
51940
51941
51942
51943
51944
51945
51946
51947
51948
51949
51950
51951
51952
51953
51954
51955
51956
51957
51958
51959
51960
51961
51962
51963
51964
51965
51966
51967
51968
51969
51970
51971
51972
51973
51974
51975
51976
51977
51978
51979
51980
51981
51982
51983
51984
51985
51986
51987
51988
51989
51990
51991
51992
51993
51994
51995
51996
51997
51998
51999
52000
52001
52002
52003
52004
52005
52006
52007
52008
52009
52010
52011
52012
52013
52014
52015
52016
52017
52018
52019
52020
52021
52022
52023
52024
52025
52026
52027
52028
52029
52030
52031
52032
52033
52034
52035
52036
52037
52038
52039
52040
52041
52042
52043
52044
52045
52046
52047
52048
52049
52050
52051
52052
52053
52054
52055
52056
52057
52058
52059
52060
52061
52062
52063
52064
52065
52066
52067
52068
52069
52070
52071
52072
52073
52074
52075
52076
52077
52078
52079
52080
52081
52082
52083
52084
52085
52086
52087
52088
52089
52090
52091
52092
52093
52094
52095
52096
52097
52098
52099
52100
52101
52102
52103
52104
52105
52106
52107
52108
52109
52110
52111
52112
52113
52114
52115
52116
52117
52118
52119
52120
52121
52122
52123
52124
52125
52126
52127
52128
52129
52130
52131
52132
52133
52134
52135
52136
52137
52138
52139
52140
52141
52142
52143
52144
52145
52146
52147
52148
52149
52150
52151
52152
52153
52154
52155
52156
52157
52158
52159
52160
52161
52162
52163
52164
52165
52166
52167
52168
52169
52170
52171
52172
52173
52174
52175
52176
52177
52178
52179
52180
52181
52182
52183
52184
52185
52186
52187
52188
52189
52190
52191
52192
52193
52194
52195
52196
52197
52198
52199
52200
52201
52202
52203
52204
52205
52206
52207
52208
52209
52210
52211
52212
52213
52214
52215
52216
52217
52218
52219
52220
52221
52222
52223
52224
52225
52226
52227
52228
52229
52230
52231
52232
52233
52234
52235
52236
52237
52238
52239
52240
52241
52242
52243
52244
52245
52246
52247
52248
52249
52250
52251
52252
52253
52254
52255
52256
52257
52258
52259
52260
52261
52262
52263
52264
52265
52266
52267
52268
52269
52270
52271
52272
52273
52274
52275
52276
52277
52278
52279
52280
52281
52282
52283
52284
52285
52286
52287
52288
52289
52290
52291
52292
52293
52294
52295
52296
52297
52298
52299
52300
52301
52302
52303
52304
52305
52306
52307
52308
52309
52310
52311
52312
52313
52314
52315
52316
52317
52318
52319
52320
52321
52322
52323
52324
52325
52326
52327
52328
52329
52330
52331
52332
52333
52334
52335
52336
52337
52338
52339
52340
52341
52342
52343
52344
52345
52346
52347
52348
52349
52350
52351
52352
52353
52354
52355
52356
52357
52358
52359
52360
52361
52362
52363
52364
52365
52366
52367
52368
52369
52370
52371
52372
52373
52374
52375
52376
52377
52378
52379
52380
52381
52382
52383
52384
52385
52386
52387
52388
52389
52390
52391
52392
52393
52394
52395
52396
52397
52398
52399
52400
52401
52402
52403
52404
52405
52406
52407
52408
52409
52410
52411
52412
52413
52414
52415
52416
52417
52418
52419
52420
52421
52422
52423
52424
52425
52426
52427
52428
52429
52430
52431
52432
52433
52434
52435
52436
52437
52438
52439
52440
52441
52442
52443
52444
52445
52446
52447
52448
52449
52450
52451
52452
52453
52454
52455
52456
52457
52458
52459
52460
52461
52462
52463
52464
52465
52466
52467
52468
52469
52470
52471
52472
52473
52474
52475
52476
52477
52478
52479
52480
52481
52482
52483
52484
52485
52486
52487
52488
52489
52490
52491
52492
52493
52494
52495
52496
52497
52498
52499
52500
52501
52502
52503
52504
52505
52506
52507
52508
52509
52510
52511
52512
52513
52514
52515
52516
52517
52518
52519
52520
52521
52522
52523
52524
52525
52526
52527
52528
52529
52530
52531
52532
52533
52534
52535
52536
52537
52538
52539
52540
52541
52542
52543
52544
52545
52546
52547
52548
52549
52550
52551
52552
52553
52554
52555
52556
52557
52558
52559
52560
52561
52562
52563
52564
52565
52566
52567
52568
52569
52570
52571
52572
52573
52574
52575
52576
52577
52578
52579
52580
52581
52582
52583
52584
52585
52586
52587
52588
52589
52590
52591
52592
52593
52594
52595
52596
52597
52598
52599
52600
52601
52602
52603
52604
52605
52606
52607
52608
52609
52610
52611
52612
52613
52614
52615
52616
52617
52618
52619
52620
52621
52622
52623
52624
52625
52626
52627
52628
52629
52630
52631
52632
52633
52634
52635
52636
52637
52638
52639
52640
52641
52642
52643
52644
52645
52646
52647
52648
52649
52650
52651
52652
52653
52654
52655
52656
52657
52658
52659
52660
52661
52662
52663
52664
52665
52666
52667
52668
52669
52670
52671
52672
52673
52674
52675
52676
52677
52678
52679
52680
52681
52682
52683
52684
52685
52686
52687
52688
52689
52690
52691
52692
52693
52694
52695
52696
52697
52698
52699
52700
52701
52702
52703
52704
52705
52706
52707
52708
52709
52710
52711
52712
52713
52714
52715
52716
52717
52718
52719
52720
52721
52722
52723
52724
52725
52726
52727
52728
52729
52730
52731
52732
52733
52734
52735
52736
52737
52738
52739
52740
52741
52742
52743
52744
52745
52746
52747
52748
52749
52750
52751
52752
52753
52754
52755
52756
52757
52758
52759
52760
52761
52762
52763
52764
52765
52766
52767
52768
52769
52770
52771
52772
52773
52774
52775
52776
52777
52778
52779
52780
52781
52782
52783
52784
52785
52786
52787
52788
52789
52790
52791
52792
52793
52794
52795
52796
52797
52798
52799
52800
52801
52802
52803
52804
52805
52806
52807
52808
52809
52810
52811
52812
52813
52814
52815
52816
52817
52818
52819
52820
52821
52822
52823
52824
52825
52826
52827
52828
52829
52830
52831
52832
52833
52834
52835
52836
52837
52838
52839
52840
52841
52842
52843
52844
52845
52846
52847
52848
52849
52850
52851
52852
52853
52854
52855
52856
52857
52858
52859
52860
52861
52862
52863
52864
52865
52866
52867
52868
52869
52870
52871
52872
52873
52874
52875
52876
52877
52878
52879
52880
52881
52882
52883
52884
52885
52886
52887
52888
52889
52890
52891
52892
52893
52894
52895
52896
52897
52898
52899
52900
52901
52902
52903
52904
52905
52906
52907
52908
52909
52910
52911
52912
52913
52914
52915
52916
52917
52918
52919
52920
52921
52922
52923
52924
52925
52926
52927
52928
52929
52930
52931
52932
52933
52934
52935
52936
52937
52938
52939
52940
52941
52942
52943
52944
52945
52946
52947
52948
52949
52950
52951
52952
52953
52954
52955
52956
52957
52958
52959
52960
52961
52962
52963
52964
52965
52966
52967
52968
52969
52970
52971
52972
52973
52974
52975
52976
52977
52978
52979
52980
52981
52982
52983
52984
52985
52986
52987
52988
52989
52990
52991
52992
52993
52994
52995
52996
52997
52998
52999
53000
53001
53002
53003
53004
53005
53006
53007
53008
53009
53010
53011
53012
53013
53014
53015
53016
53017
53018
53019
53020
53021
53022
53023
53024
53025
53026
53027
53028
53029
53030
53031
53032
53033
53034
53035
53036
53037
53038
53039
53040
53041
53042
53043
53044
53045
53046
53047
53048
53049
53050
53051
53052
53053
53054
53055
53056
53057
53058
53059
53060
53061
53062
53063
53064
53065
53066
53067
53068
53069
53070
53071
53072
53073
53074
53075
53076
53077
53078
53079
53080
53081
53082
53083
53084
53085
53086
53087
53088
53089
53090
53091
53092
53093
53094
53095
53096
53097
53098
53099
53100
53101
53102
53103
53104
53105
53106
53107
53108
53109
53110
53111
53112
53113
53114
53115
53116
53117
53118
53119
53120
53121
53122
53123
53124
53125
53126
53127
53128
53129
53130
53131
53132
53133
53134
53135
53136
53137
53138
53139
53140
53141
53142
53143
53144
53145
53146
53147
53148
53149
53150
53151
53152
53153
53154
53155
53156
53157
53158
53159
53160
53161
53162
53163
53164
53165
53166
53167
53168
53169
53170
53171
53172
53173
53174
53175
53176
53177
53178
53179
53180
53181
53182
53183
53184
53185
53186
53187
53188
53189
53190
53191
53192
53193
53194
53195
53196
53197
53198
53199
53200
53201
53202
53203
53204
53205
53206
53207
53208
53209
53210
53211
53212
53213
53214
53215
53216
53217
53218
53219
53220
53221
53222
53223
53224
53225
53226
53227
53228
53229
53230
53231
53232
53233
53234
53235
53236
53237
53238
53239
53240
53241
53242
53243
53244
53245
53246
53247
53248
53249
53250
53251
53252
53253
53254
53255
53256
53257
53258
53259
53260
53261
53262
53263
53264
53265
53266
53267
53268
53269
53270
53271
53272
53273
53274
53275
53276
53277
53278
53279
53280
53281
53282
53283
53284
53285
53286
53287
53288
53289
53290
53291
53292
53293
53294
53295
53296
53297
53298
53299
53300
53301
53302
53303
53304
53305
53306
53307
53308
53309
53310
53311
53312
53313
53314
53315
53316
53317
53318
53319
53320
53321
53322
53323
53324
53325
53326
53327
53328
53329
53330
53331
53332
53333
53334
53335
53336
53337
53338
53339
53340
53341
53342
53343
53344
53345
53346
53347
53348
53349
53350
53351
53352
53353
53354
53355
53356
53357
53358
53359
53360
53361
53362
53363
53364
53365
53366
53367
53368
53369
53370
53371
53372
53373
53374
53375
53376
53377
53378
53379
53380
53381
53382
53383
53384
53385
53386
53387
53388
53389
53390
53391
53392
53393
53394
53395
53396
53397
53398
53399
53400
53401
53402
53403
53404
53405
53406
53407
53408
53409
53410
53411
53412
53413
53414
53415
53416
53417
53418
53419
53420
53421
53422
53423
53424
53425
53426
53427
53428
53429
53430
53431
53432
53433
53434
53435
53436
53437
53438
53439
53440
53441
53442
53443
53444
53445
53446
53447
53448
53449
53450
53451
53452
53453
53454
53455
53456
53457
53458
53459
53460
53461
53462
53463
53464
53465
53466
53467
53468
53469
53470
53471
53472
53473
53474
53475
53476
53477
53478
53479
53480
53481
53482
53483
53484
53485
53486
53487
53488
53489
53490
53491
53492
53493
53494
53495
53496
53497
53498
53499
53500
53501
53502
53503
53504
53505
53506
53507
53508
53509
53510
53511
53512
53513
53514
53515
53516
53517
53518
53519
53520
53521
53522
53523
53524
53525
53526
53527
53528
53529
53530
53531
53532
53533
53534
53535
53536
53537
53538
53539
53540
53541
53542
53543
53544
53545
53546
53547
53548
53549
53550
53551
53552
53553
53554
53555
53556
53557
53558
53559
53560
53561
53562
53563
53564
53565
53566
53567
53568
53569
53570
53571
53572
53573
53574
53575
53576
53577
53578
53579
53580
53581
53582
53583
53584
53585
53586
53587
53588
53589
53590
53591
53592
53593
53594
53595
53596
53597
53598
53599
53600
53601
53602
53603
53604
53605
53606
53607
53608
53609
53610
53611
53612
53613
53614
53615
53616
53617
53618
53619
53620
53621
53622
53623
53624
53625
53626
53627
53628
53629
53630
53631
53632
53633
53634
53635
53636
53637
53638
53639
53640
53641
53642
53643
53644
53645
53646
53647
53648
53649
53650
53651
53652
53653
53654
53655
53656
53657
53658
53659
53660
53661
53662
53663
53664
53665
53666
53667
53668
53669
53670
53671
53672
53673
53674
53675
53676
53677
53678
53679
53680
53681
53682
53683
53684
53685
53686
53687
53688
53689
53690
53691
53692
53693
53694
53695
53696
53697
53698
53699
53700
53701
53702
53703
53704
53705
53706
53707
53708
53709
53710
53711
53712
53713
53714
53715
53716
53717
53718
53719
53720
53721
53722
53723
53724
53725
53726
53727
53728
53729
53730
53731
53732
53733
53734
53735
53736
53737
53738
53739
53740
53741
53742
53743
53744
53745
53746
53747
53748
53749
53750
53751
53752
53753
53754
53755
53756
53757
53758
53759
53760
53761
53762
53763
53764
53765
53766
53767
53768
53769
53770
53771
53772
53773
53774
53775
53776
53777
53778
53779
53780
53781
53782
53783
53784
53785
53786
53787
53788
53789
53790
53791
53792
53793
53794
53795
53796
53797
53798
53799
53800
53801
53802
53803
53804
53805
53806
53807
53808
53809
53810
53811
53812
53813
53814
53815
53816
53817
53818
53819
53820
53821
53822
53823
53824
53825
53826
53827
53828
53829
53830
53831
53832
53833
53834
53835
53836
53837
53838
53839
53840
53841
53842
53843
53844
53845
53846
53847
53848
53849
53850
53851
53852
53853
53854
53855
53856
53857
53858
53859
53860
53861
53862
53863
53864
53865
53866
53867
53868
53869
53870
53871
53872
53873
53874
53875
53876
53877
53878
53879
53880
53881
53882
53883
53884
53885
53886
53887
53888
53889
53890
53891
53892
53893
53894
53895
53896
53897
53898
53899
53900
53901
53902
53903
53904
53905
53906
53907
53908
53909
53910
53911
53912
53913
53914
53915
53916
53917
53918
53919
53920
53921
53922
53923
53924
53925
53926
53927
53928
53929
53930
53931
53932
53933
53934
53935
53936
53937
53938
53939
53940
53941
53942
53943
53944
53945
53946
53947
53948
53949
53950
53951
53952
53953
53954
53955
53956
53957
53958
53959
53960
53961
53962
53963
53964
53965
53966
53967
53968
53969
53970
53971
53972
53973
53974
53975
53976
53977
53978
53979
53980
53981
53982
53983
53984
53985
53986
53987
53988
53989
53990
53991
53992
53993
53994
53995
53996
53997
53998
53999
54000
54001
54002
54003
54004
54005
54006
54007
54008
54009
54010
54011
54012
54013
54014
54015
54016
54017
54018
54019
54020
54021
54022
54023
54024
54025
54026
54027
54028
54029
54030
54031
54032
54033
54034
54035
54036
54037
54038
54039
54040
54041
54042
54043
54044
54045
54046
54047
54048
54049
54050
54051
54052
54053
54054
54055
54056
54057
54058
54059
54060
54061
54062
54063
54064
54065
54066
54067
54068
54069
54070
54071
54072
54073
54074
54075
54076
54077
54078
54079
54080
54081
54082
54083
54084
54085
54086
54087
54088
54089
54090
54091
54092
54093
54094
54095
54096
54097
54098
54099
54100
54101
54102
54103
54104
54105
54106
54107
54108
54109
54110
54111
54112
54113
54114
54115
54116
54117
54118
54119
54120
54121
54122
54123
54124
54125
54126
54127
54128
54129
54130
54131
54132
54133
54134
54135
54136
54137
54138
54139
54140
54141
54142
54143
54144
54145
54146
54147
54148
54149
54150
54151
54152
54153
54154
54155
54156
54157
54158
54159
54160
54161
54162
54163
54164
54165
54166
54167
54168
54169
54170
54171
54172
54173
54174
54175
54176
54177
54178
54179
54180
54181
54182
54183
54184
54185
54186
54187
54188
54189
54190
54191
54192
54193
54194
54195
54196
54197
54198
54199
54200
54201
54202
54203
54204
54205
54206
54207
54208
54209
54210
54211
54212
54213
54214
54215
54216
54217
54218
54219
54220
54221
54222
54223
54224
54225
54226
54227
54228
54229
54230
54231
54232
54233
54234
54235
54236
54237
54238
54239
54240
54241
54242
54243
54244
54245
54246
54247
54248
54249
54250
54251
54252
54253
54254
54255
54256
54257
54258
54259
54260
54261
54262
54263
54264
54265
54266
54267
54268
54269
54270
54271
54272
54273
54274
54275
54276
54277
54278
54279
54280
54281
54282
54283
54284
54285
54286
54287
54288
54289
54290
54291
54292
54293
54294
54295
54296
54297
54298
54299
54300
54301
54302
54303
54304
54305
54306
54307
54308
54309
54310
54311
54312
54313
54314
54315
54316
54317
54318
54319
54320
54321
54322
54323
54324
54325
54326
54327
54328
54329
54330
54331
54332
54333
54334
54335
54336
54337
54338
54339
54340
54341
54342
54343
54344
54345
54346
54347
54348
54349
54350
54351
54352
54353
54354
54355
54356
54357
54358
54359
54360
54361
54362
54363
54364
54365
54366
54367
54368
54369
54370
54371
54372
54373
54374
54375
54376
54377
54378
54379
54380
54381
54382
54383
54384
54385
54386
54387
54388
54389
54390
54391
54392
54393
54394
54395
54396
54397
54398
54399
54400
54401
54402
54403
54404
54405
54406
54407
54408
54409
54410
54411
54412
54413
54414
54415
54416
54417
54418
54419
54420
54421
54422
54423
54424
54425
54426
54427
54428
54429
54430
54431
54432
54433
54434
54435
54436
54437
54438
54439
54440
54441
54442
54443
54444
54445
54446
54447
54448
54449
54450
54451
54452
54453
54454
54455
54456
54457
54458
54459
54460
54461
54462
54463
54464
54465
54466
54467
54468
54469
54470
54471
54472
54473
54474
54475
54476
54477
54478
54479
54480
54481
54482
54483
54484
54485
54486
54487
54488
54489
54490
54491
54492
54493
54494
54495
54496
54497
54498
54499
54500
54501
54502
54503
54504
54505
54506
54507
54508
54509
54510
54511
54512
54513
54514
54515
54516
54517
54518
54519
54520
54521
54522
54523
54524
54525
54526
54527
54528
54529
54530
54531
54532
54533
54534
54535
54536
54537
54538
54539
54540
54541
54542
54543
54544
54545
54546
54547
54548
54549
54550
54551
54552
54553
54554
54555
54556
54557
54558
54559
54560
54561
54562
54563
54564
54565
54566
54567
54568
54569
54570
54571
54572
54573
54574
54575
54576
54577
54578
54579
54580
54581
54582
54583
54584
54585
54586
54587
54588
54589
54590
54591
54592
54593
54594
54595
54596
54597
54598
54599
54600
54601
54602
54603
54604
54605
54606
54607
54608
54609
54610
54611
54612
54613
54614
54615
54616
54617
54618
54619
54620
54621
54622
54623
54624
54625
54626
54627
54628
54629
54630
54631
54632
54633
54634
54635
54636
54637
54638
54639
54640
54641
54642
54643
54644
54645
54646
54647
54648
54649
54650
54651
54652
54653
54654
54655
54656
54657
54658
54659
54660
54661
54662
54663
54664
54665
54666
54667
54668
54669
54670
54671
54672
54673
54674
54675
54676
54677
54678
54679
54680
54681
54682
54683
54684
54685
54686
54687
54688
54689
54690
54691
54692
54693
54694
54695
54696
54697
54698
54699
54700
54701
54702
54703
54704
54705
54706
54707
54708
54709
54710
54711
54712
54713
54714
54715
54716
54717
54718
54719
54720
54721
54722
54723
54724
54725
54726
54727
54728
54729
54730
54731
54732
54733
54734
54735
54736
54737
54738
54739
54740
54741
54742
54743
54744
54745
54746
54747
54748
54749
54750
54751
54752
54753
54754
54755
54756
54757
54758
54759
54760
54761
54762
54763
54764
54765
54766
54767
54768
54769
54770
54771
54772
54773
54774
54775
54776
54777
54778
54779
54780
54781
54782
54783
54784
54785
54786
54787
54788
54789
54790
54791
54792
54793
54794
54795
54796
54797
54798
54799
54800
54801
54802
54803
54804
54805
54806
54807
54808
54809
54810
54811
54812
54813
54814
54815
54816
54817
54818
54819
54820
54821
54822
54823
54824
54825
54826
54827
54828
54829
54830
54831
54832
54833
54834
54835
54836
54837
54838
54839
54840
54841
54842
54843
54844
54845
54846
54847
54848
54849
54850
54851
54852
54853
54854
54855
54856
54857
54858
54859
54860
54861
54862
54863
54864
54865
54866
54867
54868
54869
54870
54871
54872
54873
54874
54875
54876
54877
54878
54879
54880
54881
54882
54883
54884
54885
54886
54887
54888
54889
54890
54891
54892
54893
54894
54895
54896
54897
54898
54899
54900
54901
54902
54903
54904
54905
54906
54907
54908
54909
54910
54911
54912
54913
54914
54915
54916
54917
54918
54919
54920
54921
54922
54923
54924
54925
54926
54927
54928
54929
54930
54931
54932
54933
54934
54935
54936
54937
54938
54939
54940
54941
54942
54943
54944
54945
54946
54947
54948
54949
54950
54951
54952
54953
54954
54955
54956
54957
54958
54959
54960
54961
54962
54963
54964
54965
54966
54967
54968
54969
54970
54971
54972
54973
54974
54975
54976
54977
54978
54979
54980
54981
54982
54983
54984
54985
54986
54987
54988
54989
54990
54991
54992
54993
54994
54995
54996
54997
54998
54999
55000
55001
55002
55003
55004
55005
55006
55007
55008
55009
55010
55011
55012
55013
55014
55015
55016
55017
55018
55019
55020
55021
55022
55023
55024
55025
55026
55027
55028
55029
55030
55031
55032
55033
55034
55035
55036
55037
55038
55039
55040
55041
55042
55043
55044
55045
55046
55047
55048
55049
55050
55051
55052
55053
55054
55055
55056
55057
55058
55059
55060
55061
55062
55063
55064
55065
55066
55067
55068
55069
55070
55071
55072
55073
55074
55075
55076
55077
55078
55079
55080
55081
55082
55083
55084
55085
55086
55087
55088
55089
55090
55091
55092
55093
55094
55095
55096
55097
55098
55099
55100
55101
55102
55103
55104
55105
55106
55107
55108
55109
55110
55111
55112
55113
55114
55115
55116
55117
55118
55119
55120
55121
55122
55123
55124
55125
55126
55127
55128
55129
55130
55131
55132
55133
55134
55135
55136
55137
55138
55139
55140
55141
55142
55143
55144
55145
55146
55147
55148
55149
55150
55151
55152
55153
55154
55155
55156
55157
55158
55159
55160
55161
55162
55163
55164
55165
55166
55167
55168
55169
55170
55171
55172
55173
55174
55175
55176
55177
55178
55179
55180
55181
55182
55183
55184
55185
55186
55187
55188
55189
55190
55191
55192
55193
55194
55195
55196
55197
55198
55199
55200
55201
55202
55203
55204
55205
55206
55207
55208
55209
55210
55211
55212
55213
55214
55215
55216
55217
55218
55219
55220
55221
55222
55223
55224
55225
55226
55227
55228
55229
55230
55231
55232
55233
55234
55235
55236
55237
55238
55239
55240
55241
55242
55243
55244
55245
55246
55247
55248
55249
55250
55251
55252
55253
55254
55255
55256
55257
55258
55259
55260
55261
55262
55263
55264
55265
55266
55267
55268
55269
55270
55271
55272
55273
55274
55275
55276
55277
55278
55279
55280
55281
55282
55283
55284
55285
55286
55287
55288
55289
55290
55291
55292
55293
55294
55295
55296
55297
55298
55299
55300
55301
55302
55303
55304
55305
55306
55307
55308
55309
55310
55311
55312
55313
55314
55315
55316
55317
55318
55319
55320
55321
55322
55323
55324
55325
55326
55327
55328
55329
55330
55331
55332
55333
55334
55335
55336
55337
55338
55339
55340
55341
55342
55343
55344
55345
55346
55347
55348
55349
55350
55351
55352
55353
55354
55355
55356
55357
55358
55359
55360
55361
55362
55363
55364
55365
55366
55367
55368
55369
55370
55371
55372
55373
55374
55375
55376
55377
55378
55379
55380
55381
55382
55383
55384
55385
55386
55387
55388
55389
55390
55391
55392
55393
55394
55395
55396
55397
55398
55399
55400
55401
55402
55403
55404
55405
55406
55407
55408
55409
55410
55411
55412
55413
55414
55415
55416
55417
55418
55419
55420
55421
55422
55423
55424
55425
55426
55427
55428
55429
55430
55431
55432
55433
55434
55435
55436
55437
55438
55439
55440
55441
55442
55443
55444
55445
55446
55447
55448
55449
55450
55451
55452
55453
55454
55455
55456
55457
55458
55459
55460
55461
55462
55463
55464
55465
55466
55467
55468
55469
55470
55471
55472
55473
55474
55475
55476
55477
55478
55479
55480
55481
55482
55483
55484
55485
55486
55487
55488
55489
55490
55491
55492
55493
55494
55495
55496
55497
55498
55499
55500
55501
55502
55503
55504
55505
55506
55507
55508
55509
55510
55511
55512
55513
55514
55515
55516
55517
55518
55519
55520
55521
55522
55523
55524
55525
55526
55527
55528
55529
55530
55531
55532
55533
55534
55535
55536
55537
55538
55539
55540
55541
55542
55543
55544
55545
55546
55547
55548
55549
55550
55551
55552
55553
55554
55555
55556
55557
55558
55559
55560
55561
55562
55563
55564
55565
55566
55567
55568
55569
55570
55571
55572
55573
55574
55575
55576
55577
55578
55579
55580
55581
55582
55583
55584
55585
55586
55587
55588
55589
55590
55591
55592
55593
55594
55595
55596
55597
55598
55599
55600
55601
55602
55603
55604
55605
55606
55607
55608
55609
55610
55611
55612
55613
55614
55615
55616
55617
55618
55619
55620
55621
55622
55623
55624
55625
55626
55627
55628
55629
55630
55631
55632
55633
55634
55635
55636
55637
55638
55639
55640
55641
55642
55643
55644
55645
55646
55647
55648
55649
55650
55651
55652
55653
55654
55655
55656
55657
55658
55659
55660
55661
55662
55663
55664
55665
55666
55667
55668
55669
55670
55671
55672
55673
55674
55675
55676
55677
55678
55679
55680
55681
55682
55683
55684
55685
55686
55687
55688
55689
55690
55691
55692
55693
55694
55695
55696
55697
55698
55699
55700
55701
55702
55703
55704
55705
55706
55707
55708
55709
55710
55711
55712
55713
55714
55715
55716
55717
55718
55719
55720
55721
55722
55723
55724
55725
55726
55727
55728
55729
55730
55731
55732
55733
55734
55735
55736
55737
55738
55739
55740
55741
55742
55743
55744
55745
55746
55747
55748
55749
55750
55751
55752
55753
55754
55755
55756
55757
55758
55759
55760
55761
55762
55763
55764
55765
55766
55767
55768
55769
55770
55771
55772
55773
55774
55775
55776
55777
55778
55779
55780
55781
55782
55783
55784
55785
55786
55787
55788
55789
55790
55791
55792
55793
55794
55795
55796
55797
55798
55799
55800
55801
55802
55803
55804
55805
55806
55807
55808
55809
55810
55811
55812
55813
55814
55815
55816
55817
55818
55819
55820
55821
55822
55823
55824
55825
55826
55827
55828
55829
55830
55831
55832
55833
55834
55835
55836
55837
55838
55839
55840
55841
55842
55843
55844
55845
55846
55847
55848
55849
55850
55851
55852
55853
55854
55855
55856
55857
55858
55859
55860
55861
55862
55863
55864
55865
55866
55867
55868
55869
55870
55871
55872
55873
55874
55875
55876
55877
55878
55879
55880
55881
55882
55883
55884
55885
55886
55887
55888
55889
55890
55891
55892
55893
55894
55895
55896
55897
55898
55899
55900
55901
55902
55903
55904
55905
55906
55907
55908
55909
55910
55911
55912
55913
55914
55915
55916
55917
55918
55919
55920
55921
55922
55923
55924
55925
55926
55927
55928
55929
55930
55931
55932
55933
55934
55935
55936
55937
55938
55939
55940
55941
55942
55943
55944
55945
55946
55947
55948
55949
55950
55951
55952
55953
55954
55955
55956
55957
55958
55959
55960
55961
55962
55963
55964
55965
55966
55967
55968
55969
55970
55971
55972
55973
55974
55975
55976
55977
55978
55979
55980
55981
55982
55983
55984
55985
55986
55987
55988
55989
55990
55991
55992
55993
55994
55995
55996
55997
55998
55999
56000
56001
56002
56003
56004
56005
56006
56007
56008
56009
56010
56011
56012
56013
56014
56015
56016
56017
56018
56019
56020
56021
56022
56023
56024
56025
56026
56027
56028
56029
56030
56031
56032
56033
56034
56035
56036
56037
56038
56039
56040
56041
56042
56043
56044
56045
56046
56047
56048
56049
56050
56051
56052
56053
56054
56055
56056
56057
56058
56059
56060
56061
56062
56063
56064
56065
56066
56067
56068
56069
56070
56071
56072
56073
56074
56075
56076
56077
56078
56079
56080
56081
56082
56083
56084
56085
56086
56087
56088
56089
56090
56091
56092
56093
56094
56095
56096
56097
56098
56099
56100
56101
56102
56103
56104
56105
56106
56107
56108
56109
56110
56111
56112
56113
56114
56115
56116
56117
56118
56119
56120
56121
56122
56123
56124
56125
56126
56127
56128
56129
56130
56131
56132
56133
56134
56135
56136
56137
56138
56139
56140
56141
56142
56143
56144
56145
56146
56147
56148
56149
56150
56151
56152
56153
56154
56155
56156
56157
56158
56159
56160
56161
56162
56163
56164
56165
56166
56167
56168
56169
56170
56171
56172
56173
56174
56175
56176
56177
56178
56179
56180
56181
56182
56183
56184
56185
56186
56187
56188
56189
56190
56191
56192
56193
56194
56195
56196
56197
56198
56199
56200
56201
56202
56203
56204
56205
56206
56207
56208
56209
56210
56211
56212
56213
56214
56215
56216
56217
56218
56219
56220
56221
56222
56223
56224
56225
56226
56227
56228
56229
56230
56231
56232
56233
56234
56235
56236
56237
56238
56239
56240
56241
56242
56243
56244
56245
56246
56247
56248
56249
56250
56251
56252
56253
56254
56255
56256
56257
56258
56259
56260
56261
56262
56263
56264
56265
56266
56267
56268
56269
56270
56271
56272
56273
56274
56275
56276
56277
56278
56279
56280
56281
56282
56283
56284
56285
56286
56287
56288
56289
56290
56291
56292
56293
56294
56295
56296
56297
56298
56299
56300
56301
56302
56303
56304
56305
56306
56307
56308
56309
56310
56311
56312
56313
56314
56315
56316
56317
56318
56319
56320
56321
56322
56323
56324
56325
56326
56327
56328
56329
56330
56331
56332
56333
56334
56335
56336
56337
56338
56339
56340
56341
56342
56343
56344
56345
56346
56347
56348
56349
56350
56351
56352
56353
56354
56355
56356
56357
56358
56359
56360
56361
56362
56363
56364
56365
56366
56367
56368
56369
56370
56371
56372
56373
56374
56375
56376
56377
56378
56379
56380
56381
56382
56383
56384
56385
56386
56387
56388
56389
56390
56391
56392
56393
56394
56395
56396
56397
56398
56399
56400
56401
56402
56403
56404
56405
56406
56407
56408
56409
56410
56411
56412
56413
56414
56415
56416
56417
56418
56419
56420
56421
56422
56423
56424
56425
56426
56427
56428
56429
56430
56431
56432
56433
56434
56435
56436
56437
56438
56439
56440
56441
56442
56443
56444
56445
56446
56447
56448
56449
56450
56451
56452
56453
56454
56455
56456
56457
56458
56459
56460
56461
56462
56463
56464
56465
56466
56467
56468
56469
56470
56471
56472
56473
56474
56475
56476
56477
56478
56479
56480
56481
56482
56483
56484
56485
56486
56487
56488
56489
56490
56491
56492
56493
56494
56495
56496
56497
56498
56499
56500
56501
56502
56503
56504
56505
56506
56507
56508
56509
56510
56511
56512
56513
56514
56515
56516
56517
56518
56519
56520
56521
56522
56523
56524
56525
56526
56527
56528
56529
56530
56531
56532
56533
56534
56535
56536
56537
56538
56539
56540
56541
56542
56543
56544
56545
56546
56547
56548
56549
56550
56551
56552
56553
56554
56555
56556
56557
56558
56559
56560
56561
56562
56563
56564
56565
56566
56567
56568
56569
56570
56571
56572
56573
56574
56575
56576
56577
56578
56579
56580
56581
56582
56583
56584
56585
56586
56587
56588
56589
56590
56591
56592
56593
56594
56595
56596
56597
56598
56599
56600
56601
56602
56603
56604
56605
56606
56607
56608
56609
56610
56611
56612
56613
56614
56615
56616
56617
56618
56619
56620
56621
56622
56623
56624
56625
56626
56627
56628
56629
56630
56631
56632
56633
56634
56635
56636
56637
56638
56639
56640
56641
56642
56643
56644
56645
56646
56647
56648
56649
56650
56651
56652
56653
56654
56655
56656
56657
56658
56659
56660
56661
56662
56663
56664
56665
56666
56667
56668
56669
56670
56671
56672
56673
56674
56675
56676
56677
56678
56679
56680
56681
56682
56683
56684
56685
56686
56687
56688
56689
56690
56691
56692
56693
56694
56695
56696
56697
56698
56699
56700
56701
56702
56703
56704
56705
56706
56707
56708
56709
56710
56711
56712
56713
56714
56715
56716
56717
56718
56719
56720
56721
56722
56723
56724
56725
56726
56727
56728
56729
56730
56731
56732
56733
56734
56735
56736
56737
56738
56739
56740
56741
56742
56743
56744
56745
56746
56747
56748
56749
56750
56751
56752
56753
56754
56755
56756
56757
56758
56759
56760
56761
56762
56763
56764
56765
56766
56767
56768
56769
56770
56771
56772
56773
56774
56775
56776
56777
56778
56779
56780
56781
56782
56783
56784
56785
56786
56787
56788
56789
56790
56791
56792
56793
56794
56795
56796
56797
56798
56799
56800
56801
56802
56803
56804
56805
56806
56807
56808
56809
56810
56811
56812
56813
56814
56815
56816
56817
56818
56819
56820
56821
56822
56823
56824
56825
56826
56827
56828
56829
56830
56831
56832
56833
56834
56835
56836
56837
56838
56839
56840
56841
56842
56843
56844
56845
56846
56847
56848
56849
56850
56851
56852
56853
56854
56855
56856
56857
56858
56859
56860
56861
56862
56863
56864
56865
56866
56867
56868
56869
56870
56871
56872
56873
56874
56875
56876
56877
56878
56879
56880
56881
56882
56883
56884
56885
56886
56887
56888
56889
56890
56891
56892
56893
56894
56895
56896
56897
56898
56899
56900
56901
56902
56903
56904
56905
56906
56907
56908
56909
56910
56911
56912
56913
56914
56915
56916
56917
56918
56919
56920
56921
56922
56923
56924
56925
56926
56927
56928
56929
56930
56931
56932
56933
56934
56935
56936
56937
56938
56939
56940
56941
56942
56943
56944
56945
56946
56947
56948
56949
56950
56951
56952
56953
56954
56955
56956
56957
56958
56959
56960
56961
56962
56963
56964
56965
56966
56967
56968
56969
56970
56971
56972
56973
56974
56975
56976
56977
56978
56979
56980
56981
56982
56983
56984
56985
56986
56987
56988
56989
56990
56991
56992
56993
56994
56995
56996
56997
56998
56999
57000
57001
57002
57003
57004
57005
57006
57007
57008
57009
57010
57011
57012
57013
57014
57015
57016
57017
57018
57019
57020
57021
57022
57023
57024
57025
57026
57027
57028
57029
57030
57031
57032
57033
57034
57035
57036
57037
57038
57039
57040
57041
57042
57043
57044
57045
57046
57047
57048
57049
57050
57051
57052
57053
57054
57055
57056
57057
57058
57059
57060
57061
57062
57063
57064
57065
57066
57067
57068
57069
57070
57071
57072
57073
57074
57075
57076
57077
57078
57079
57080
57081
57082
57083
57084
57085
57086
57087
57088
57089
57090
57091
57092
57093
57094
57095
57096
57097
57098
57099
57100
57101
57102
57103
57104
57105
57106
57107
57108
57109
57110
57111
57112
57113
57114
57115
57116
57117
57118
57119
57120
57121
57122
57123
57124
57125
57126
57127
57128
57129
57130
57131
57132
57133
57134
57135
57136
57137
57138
57139
57140
57141
57142
57143
57144
57145
57146
57147
57148
57149
57150
57151
57152
57153
57154
57155
57156
57157
57158
57159
57160
57161
57162
57163
57164
57165
57166
57167
57168
57169
57170
57171
57172
57173
57174
57175
57176
57177
57178
57179
57180
57181
57182
57183
57184
57185
57186
57187
57188
57189
57190
57191
57192
57193
57194
57195
57196
57197
57198
57199
57200
57201
57202
57203
57204
57205
57206
57207
57208
57209
57210
57211
57212
57213
57214
57215
57216
57217
57218
57219
57220
57221
57222
57223
57224
57225
57226
57227
57228
57229
57230
57231
57232
57233
57234
57235
57236
57237
57238
57239
57240
57241
57242
57243
57244
57245
57246
57247
57248
57249
57250
57251
57252
57253
57254
57255
57256
57257
57258
57259
57260
57261
57262
57263
57264
57265
57266
57267
57268
57269
57270
57271
57272
57273
57274
57275
57276
57277
57278
57279
57280
57281
57282
57283
57284
57285
57286
57287
57288
57289
57290
57291
57292
57293
57294
57295
57296
57297
57298
57299
57300
57301
57302
57303
57304
57305
57306
57307
57308
57309
57310
57311
57312
57313
57314
57315
57316
57317
57318
57319
57320
57321
57322
57323
57324
57325
57326
57327
57328
57329
57330
57331
57332
57333
57334
57335
57336
57337
57338
57339
57340
57341
57342
57343
57344
57345
57346
57347
57348
57349
57350
57351
57352
57353
57354
57355
57356
57357
57358
57359
57360
57361
57362
57363
57364
57365
57366
57367
57368
57369
57370
57371
57372
57373
57374
57375
57376
57377
57378
57379
57380
57381
57382
57383
57384
57385
57386
57387
57388
57389
57390
57391
57392
57393
57394
57395
57396
57397
57398
57399
57400
57401
57402
57403
57404
57405
57406
57407
57408
57409
57410
57411
57412
57413
57414
57415
57416
57417
57418
57419
57420
57421
57422
57423
57424
57425
57426
57427
57428
57429
57430
57431
57432
57433
57434
57435
57436
57437
57438
57439
57440
57441
57442
57443
57444
57445
57446
57447
57448
57449
57450
57451
57452
57453
57454
57455
57456
57457
57458
57459
57460
57461
57462
57463
57464
57465
57466
57467
57468
57469
57470
57471
57472
57473
57474
57475
57476
57477
57478
57479
57480
57481
57482
57483
57484
57485
57486
57487
57488
57489
57490
57491
57492
57493
57494
57495
57496
57497
57498
57499
57500
57501
57502
57503
57504
57505
57506
57507
57508
57509
57510
57511
57512
57513
57514
57515
57516
57517
57518
57519
57520
57521
57522
57523
57524
57525
57526
57527
57528
57529
57530
57531
57532
57533
57534
57535
57536
57537
57538
57539
57540
57541
57542
57543
57544
57545
57546
57547
57548
57549
57550
57551
57552
57553
57554
57555
57556
57557
57558
57559
57560
57561
57562
57563
57564
57565
57566
57567
57568
57569
57570
57571
57572
57573
57574
57575
57576
57577
57578
57579
57580
57581
57582
57583
57584
57585
57586
57587
57588
57589
57590
57591
57592
57593
57594
57595
57596
57597
57598
57599
57600
57601
57602
57603
57604
57605
57606
57607
57608
57609
57610
57611
57612
57613
57614
57615
57616
57617
57618
57619
57620
57621
57622
57623
57624
57625
57626
57627
57628
57629
57630
57631
57632
57633
57634
57635
57636
57637
57638
57639
57640
57641
57642
57643
57644
57645
57646
57647
57648
57649
57650
57651
57652
57653
57654
57655
57656
57657
57658
57659
57660
57661
57662
57663
57664
57665
57666
57667
57668
57669
57670
57671
57672
57673
57674
57675
57676
57677
57678
57679
57680
57681
57682
57683
57684
57685
57686
57687
57688
57689
57690
57691
57692
57693
57694
57695
57696
57697
57698
57699
57700
57701
57702
57703
57704
57705
57706
57707
57708
57709
57710
57711
57712
57713
57714
57715
57716
57717
57718
57719
57720
57721
57722
57723
57724
57725
57726
57727
57728
57729
57730
57731
57732
57733
57734
57735
57736
57737
57738
57739
57740
57741
57742
57743
57744
57745
57746
57747
57748
57749
57750
57751
57752
57753
57754
57755
57756
57757
57758
57759
57760
57761
57762
57763
57764
57765
57766
57767
57768
57769
57770
57771
57772
57773
57774
57775
57776
57777
57778
57779
57780
57781
57782
57783
57784
57785
57786
57787
57788
57789
57790
57791
57792
57793
57794
57795
57796
57797
57798
57799
57800
57801
57802
57803
57804
57805
57806
57807
57808
57809
57810
57811
57812
57813
57814
57815
57816
57817
57818
57819
57820
57821
57822
57823
57824
57825
57826
57827
57828
57829
57830
57831
57832
57833
57834
57835
57836
57837
57838
57839
57840
57841
57842
57843
57844
57845
57846
57847
57848
57849
57850
57851
57852
57853
57854
57855
57856
57857
57858
57859
57860
57861
57862
57863
57864
57865
57866
57867
57868
57869
57870
57871
57872
57873
57874
57875
57876
57877
57878
57879
57880
57881
57882
57883
57884
57885
57886
57887
57888
57889
57890
57891
57892
57893
57894
57895
57896
57897
57898
57899
57900
57901
57902
57903
57904
57905
57906
57907
57908
57909
57910
57911
57912
57913
57914
57915
57916
57917
57918
57919
57920
57921
57922
57923
57924
57925
57926
57927
57928
57929
57930
57931
57932
57933
57934
57935
57936
57937
57938
57939
57940
57941
57942
57943
57944
57945
57946
57947
57948
57949
57950
57951
57952
57953
57954
57955
57956
57957
57958
57959
57960
57961
57962
57963
57964
57965
57966
57967
57968
57969
57970
57971
57972
57973
57974
57975
57976
57977
57978
57979
57980
57981
57982
57983
57984
57985
57986
57987
57988
57989
57990
57991
57992
57993
57994
57995
57996
57997
57998
57999
58000
58001
58002
58003
58004
58005
58006
58007
58008
58009
58010
58011
58012
58013
58014
58015
58016
58017
58018
58019
58020
58021
58022
58023
58024
58025
58026
58027
58028
58029
58030
58031
58032
58033
58034
58035
58036
58037
58038
58039
58040
58041
58042
58043
58044
58045
58046
58047
58048
58049
58050
58051
58052
58053
58054
58055
58056
58057
58058
58059
58060
58061
58062
58063
58064
58065
58066
58067
58068
58069
58070
58071
58072
58073
58074
58075
58076
58077
58078
58079
58080
58081
58082
58083
58084
58085
58086
58087
58088
58089
58090
58091
58092
58093
58094
58095
58096
58097
58098
58099
58100
58101
58102
58103
58104
58105
58106
58107
58108
58109
58110
58111
58112
58113
58114
58115
58116
58117
58118
58119
58120
58121
58122
58123
58124
58125
58126
58127
58128
58129
58130
58131
58132
58133
58134
58135
58136
58137
58138
58139
58140
58141
58142
58143
58144
58145
58146
58147
58148
58149
58150
58151
58152
58153
58154
58155
58156
58157
58158
58159
58160
58161
58162
58163
58164
58165
58166
58167
58168
58169
58170
58171
58172
58173
58174
58175
58176
58177
58178
58179
58180
58181
58182
58183
58184
58185
58186
58187
58188
58189
58190
58191
58192
58193
58194
58195
58196
58197
58198
58199
58200
58201
58202
58203
58204
58205
58206
58207
58208
58209
58210
58211
58212
58213
58214
58215
58216
58217
58218
58219
58220
58221
58222
58223
58224
58225
58226
58227
58228
58229
58230
58231
58232
58233
58234
58235
58236
58237
58238
58239
58240
58241
58242
58243
58244
58245
58246
58247
58248
58249
58250
58251
58252
58253
58254
58255
58256
58257
58258
58259
58260
58261
58262
58263
58264
58265
58266
58267
58268
58269
58270
58271
58272
58273
58274
58275
58276
58277
58278
58279
58280
58281
58282
58283
58284
58285
58286
58287
58288
58289
58290
58291
58292
58293
58294
58295
58296
58297
58298
58299
58300
58301
58302
58303
58304
58305
58306
58307
58308
58309
58310
58311
58312
58313
58314
58315
58316
58317
58318
58319
|
commit b42d81b63f5b6a571faffaadd42c74adce40128a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 14 09:15:38 2012 +0100
2.20.10 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 877e9c57c788cb3d4db1e96e519b26ca5d542465
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 12 17:57:28 2012 +0100
sna/overlay: Trim suggested BestSize to fit within the overlay constraints
As the maximum reported image sizes are for the source image, we should
be careful not to recommend the application use an output Window larger
than can be handled by the overlay hardware. So shrink it to fit, whilst
preserving the aspect ratio.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ec41590c9d142a77a2fdcfcd9a762aca99d9d86
Author: Paulo Zanoni <paulo.r.zanoni@intel.com>
Date: Thu Oct 11 18:10:17 2012 -0300
Fix possible_clones computation for shared encoders between outputs
Libdrm's possible_clones is a mask of encoders. Xorg's possible_clones
is a mask of outputs, so we just can't do the following:
output->possible_clones = kencoder->possible_clones;
This is a problem on Haswell because, at least with the current
patches floating on the mailing list, there is more than one connector
per encoder.
This patch writes the code to properly translate libdrm's encoder mask
into Xorg's output mask.
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b92a5a3062d73666279e17ac2d711314bcd8dfe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 11 12:16:03 2012 +0100
sna: Correct a bogus assertion after inplace PutImage
If we are forced to use the GPU bo as the target because the CPU bo is
busy, the priv->cpu flag is likely to remain set, so we need to clear it
rather than fail the assertion that is false.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c51aaa731e5cffc892e59730194ad7c98789b02b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 11 11:36:00 2012 +0100
sna/gen7: Replace bogus state tracking assertion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a56fa2fb4aad172be905c3abeefd987804553809
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 11 10:55:34 2012 +0100
sna: Rearrange switch to suppress a compiler warning in sna_copy_plane_blt()
Hide the impossible default case so that static analyzers are not
confused.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 94a98d1c472ce0fc7601421a2bcfbd0524d2bc93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 11 08:42:21 2012 +0100
sna: Limit available space for gen2
Since pre-g33 chipsets impose massive alignment restrictions on objects
within the aperture we need to further restrict the amount of available
space to be sure we have sufficient room to accommodate the alignment.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3ae85dd01952ecff7b780e30a43571146aa61ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 10 17:27:38 2012 +0100
sna: Use high/low watermarks for fenced aperture counting
This helps with fitting larger operations into the small apertures of
gen2, which due to the lax accounting could trigger ENOSPC.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dadffd0061e2b14db397608e3cedfe9c76e546c8
Author: Dave Airlie <airlied@redhat.com>
Date: Thu Oct 11 14:30:29 2012 +1000
intel: fix fullscreen damage posting on pageflip
While playing with MPX and sw cursor I noticed page flips won't
end up misrendering some bits, so the sw cursor was replacing the
bits on the wrong pixmap.
Fix the damage handling to be correct and append damage before swapping
the pointers and process damage after.
This fixes misrendering with MPX cursors under a fullscreen compositor,
that pageflips.
Signed-off-by: Dave Airlie <airlied@redhat.com>
[ickle: The secret is that damage is sometimes reported before the
rendering in DamageRegionAppend, and sometimes afterwards in
DamageRegionProcessPending. For instance, the software cursor operates
prior to being rendered over.]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1ea19a3edaac6e1e5d240b75b7c5fdcfea0e0a8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 10 23:20:13 2012 +0100
sna: Prevent sign-extension when manipulating strides
Reported-by: Prit Laes <plaes@plaes.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55823
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d73f5b5bb1a81421f1fdc3ac3b460a8ad90be0ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 9 19:41:10 2012 +0100
sna/gen6+: Initialize the damage for fill-boxes
In case we need to redirect the rendering for a large render target, we
need to initialize the damage pointer.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: ttps://bugs.freedesktop.org/show_bug.cgi?id=55812
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae6ae91baa0574a7a23ab76afac5e2d827c49c20
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 9 18:36:59 2012 +0100
sna: Check the map exists before trying to release it
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: ttps://bugs.freedesktop.org/show_bug.cgi?id=55812
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8bbfa88a8691f6c1b2903090c3cd3159126ef563
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 9 17:26:39 2012 +0100
sna: Also check the bg rrop for reads when deciding upon fallback placement
Reported-and-tested-by: chr.ohm@gmx.net
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55810
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8a005d1f984382272ad10cabd88c0422d4e76e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 9 00:23:24 2012 +0100
sna: Pass the region, not its pointer, when moving the GC to the CPU
Fortunately, the sgc->region was not used along that particular fallback
path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb5205a86da09b344dbc20598655e917c263125c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 8 09:12:33 2012 +0100
sna/gen5: Flush pipelined ops when changing state
When is a pipelined operation, not pipelined? That is the mystery posed
by our hardware!
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=51422
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bed64c998df538046d77eeea90598f48077dab5f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 8 00:13:03 2012 +0100
sna: Fix check_reloc_and_exec typo
Garbage xorg includes hiding genuine compiler warnings ftl once again.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ac3776be85d857a57ce7b742e52cd6091d2befb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 22:41:25 2012 +0100
sna: Check that we have sufficient space for a copy when replacing a fill
Reported-by: Timo Kamph <timo@kamph.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55700
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a5d5b9ae5771d81da16222582acedb1557386c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 22:41:02 2012 +0100
sna: Check that for batch overflows after advancing a BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b41ecda69f2e6c9f8adf79dd24ded45740bcc015
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 22:39:36 2012 +0100
sna: Only reduce the maximum batch size for old kernels
Be careful we not increase the batch size to span multiple pages on 865g!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3ca7f8be5bcfec3c50c43bd485f0c57b931f8206
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 22:39:10 2012 +0100
sna/gen2: Count the number of dwords required for the invariant
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d2dba0ba70c2b217a777243e8a89f7a5c5349a9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 10:46:19 2012 +0100
Use path for intel-gen4asm derived from pkg-config
As we use pkg-config to determine whether to use intel-gen4asm, we
should also use it to locate the right version of intel-gen4asm to use.
This allows the user to install the assembler in a non-standard path for
cross-builds and similar.
Reported-by: Josh Tripplet <josh@freedesktop.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55646
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 249051d90fb0ab0bea5561a04ee2a5d0a2238ff1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 09:33:06 2012 +0100
sna/gen2: And the other compile failure
Typing on Sunday before coffee is a very bad idea.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d11a15f04dfaf8ba236d7255c52e67d8602ab806
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 09:30:38 2012 +0100
sna/gen2: Compile fix
Be careful when cutting and pasting assertions!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2a26adc8e7b02aea204101f207f740bbde62414
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 7 08:59:32 2012 +0100
sna/gen2: Add a couple of assertions to track down a batch overflow
References: https://bugs.freedesktop.org/show_bug.cgi?id=55700
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3680aa4976407886eb4be9878d5296d5a1fadccf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 5 12:33:32 2012 +0100
sna: Do not create an unsnooped CPU mapping for readbacks
Otherwise we notice that we have a CPU mmap during read synchronized and
presume that we need not take any further action. However...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d717a67ff4a59d0c2cc108cedbecdc20b4c9fb97
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 5 10:27:26 2012 +0100
configure: Make rebuilding of the gen4 assembly files explicit
References: https://bugs.freedesktop.org/show_bug.cgi?id=55646
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b74a2dc5270094810ec0cf8039fd3b3ab0815b5
Author: Josh Triplett <josh@joshtriplett.org>
Date: Thu Oct 4 17:48:24 2012 -0700
Fix out-of-tree builds with intel-gen4asm installed
The make rules to compile shaders with intel-gen4asm referenced the .g4a
source files without using $(srcdir), which broke out-of-tree builds.
Reference .g4a source files via $(srcdir), and add $(srcdir) to m4's
include path, fixing out-of-tree builds.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55645
Signed-off-by: Josh Triplett <josh@joshtriplett.org>
commit 07a46333477898cfc2020ba5da9a6a7a866b21a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 5 10:17:45 2012 +0100
sna: Refactor the fallback CopyArea to use the common region computation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3ad3a2d839f8e2f5b02f883e2b4131d4c0901fb0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 15:14:08 2012 +0100
sna/gen2: Tidy DBG code for disabling composite operations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6054f8e1120d499f70e7bd4809b3fc6994792bcb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 14:40:59 2012 +0100
sna: Remove another sna_pixmap->cpu assertion that was not true
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit acf354d7fb575c468e86a5935cad095015ccadb1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 14:35:14 2012 +0100
sna: Propagate failures from compositing glyph masks
So that we can fallback correctly. This is primarily using for debugging
failure paths...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c7ad655359b746917deeac3efb9eb843465cf4b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 13:52:55 2012 +0100
sna/gen2: Prevent using the GTT maps with I915_TILING_Y on 855gm
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a2c5eb7669c249194b41d624ca05654a8d7035b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 13:51:23 2012 +0100
sna: Once again look into assertions around sna_pixmap->cpu
Revert back to basics, and clear the CPU flag everytime we use the GPU,
rather than try to avoid clearing it along some paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d3b849c57d78f0447334c5c0871d8bd78e0af24
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 12:14:47 2012 +0100
sna: Avoid using the gpu for uploads whilst wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4608e482615d4b4599608c7bc17ac8a9f9293840
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 4 11:23:36 2012 +0100
sna/gen2: Allow fine damage tracking for render operations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83b8669abc7415202f9e0c764de675ffbcf45dac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 23:45:28 2012 +0100
sna/gen2: Setup invariant blend arguments
I thought these were completely specified via the LOAD_STATE_IMMEDIATE
commands we used whilst seting up the render pipeline. I was wrong.
Reported-by: Timo Kamph <timo@kamph.org>
References: https://bugs.freedesktop.org/show_bug.cgi?id=55455
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b71af5dc626adfdf7d753e8e61fb13e8b9290d17
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 22:53:57 2012 +0100
sna: Clear sna_pixmap->cpu when destroying the CPU damage
So that we keep the assertion checks that without CPU damage we can not
be on the cpu.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55591
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0d42872d1e0bab1808c0a544c7ece049da103825
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 14:42:19 2012 +0100
sna: Protect against undefined O_CLOEXEC
Reported-by: Giovanni Mariani <mc2374@mclink.it>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55577
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a683643ebf9120bd73a7cd740b5fb24f7e8e797b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 14:13:13 2012 +0100
sna: Fix an instance of undamaged tracking
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47c76bb9680eee89d1cef86058782a7073ca4a47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 14:12:50 2012 +0100
sna/gen7: Tidy detection of unbounded render op
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3e770f09dbe76287293fea0a8a1f231885aa1c1f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 13:00:25 2012 +0100
sna/dri: Delay the deactivation of the pageflipping
As we need to clflush the scanout buffer as we return it to the bo cache
on SNB+, it is costly to terminate the pageflipping as soon as we drop a
frame as mesa often fails to keep up to the vrefresh rate.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b3a502a7057649b284601bdd5110b136ab1f5fbb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 3 11:46:57 2012 +0100
sna: Review sna_pixmap->cpu tracking
Notably 52b211cb15b3 was triggering a few assertions.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bf44d9965b5cc0f0ee31ba2579783d8194fff756
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 2 12:22:51 2012 +0100
sna: Prevent sna_damage_contains_box__no_reduce() from a NULL deref
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ae6c2ccb006a99e8d7bbfff77f98cc58f62ce2f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 2 11:44:16 2012 +0100
sna: Actually upload the damage when replacing a busy CPU bo for PutImage
Reported-by: Roman Jarosz <kedgedev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55508
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 52b211cb15b3bfe33a61cafcd8dcc1c9fbf20243
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 1 23:55:37 2012 +0100
sna: Tweak CPU damage partial upload paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1fc3fa699c0b4cae5259d9e439f84ede4a6012b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 1 22:42:26 2012 +0100
sna: Avoid accumulating damage to the CPU if it is already damaged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c2821d77c4b3bdd4d40d4a2c69f935a9eb0fd47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 2 11:31:40 2012 +0100
sna: Remember to call ValidatePicture() before using newly created Pictures
Reported-by: Marco De Michele <marco.demichele@taolab.it>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55527
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 51202798862c79ad417936cfe2d1847b1da4ab87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 1 13:06:42 2012 +0100
uxa: Remove USE_GLAMOR check from unrealize glyph caches
In an interesting twist during teardown, the driver info structure is
freed long before the caches. However, the glyph cache teardown was
checking to see if glamor was enabled to see if it could skip the
teardown. In fact, since we won't have created the glyph caches in that
circumstances it was safe any way.
Reported-by: Maarten Lankhorst <m.b.lankhorst@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ba1dea5e373b8d7b410c07df897acc4d11079f63
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 1 11:19:41 2012 +0100
sna/gen2: Clear STIPPLE setup before rendering with the 3D pipeline
One over-zealous removal too many.
Reported-by: Timo Kamph <timo@kamph.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55455
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eec12faf82370a8540114287c224953aa66d7bd9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 30 18:39:06 2012 +0100
sna/dri: Check back/front buffers of a pixmap for format change
Highly unlikely.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e23251aad6d56a59e626b623e59bafac3143562
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 30 13:52:34 2012 +0100
sna: Cache repeated use of the temporary CPU mapping for tiled_x uploads
Fixes ShmPutImage regression under gnome-shell
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1756cf4d8e80cea47a28786c51cac4a760d6d0cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 30 12:26:23 2012 +0100
sna/dri: Only chain to a triple buffer pageflip sequence
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ba525463fb91900e775c91a54368a9e8b270268b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 30 09:03:36 2012 +0100
sna/dri: Improve handling of async/sync pageflip transition
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2eab5ef751d7e9caabd7df171cdbb5e784059998
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 30 08:49:34 2012 +0100
sna: Make sure the CPU bo is destroyed if we fail to mmap it during alloc
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 45b351412b8ba81f4fef2f64540d87cbf16359fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 29 21:21:18 2012 +0100
sna: set_cacheing returns a bool not an error-code
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33f6f753788398efdf20cde4aa0b4ca402eee8fe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 29 16:41:00 2012 +0100
sna/dri: Swallow error from GetMSC
Just ignore the error return from WaitVBlank and make up a value for
last MSC/SBC similar to an unattached Drawable.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55395
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a873f6d354ebbc52265e686b614027f537a6363a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 29 16:01:58 2012 +0100
sna: Release the front buffer and drop DRM master early during shutdown
If we delay the dropping of DRM master we may complete a VT switch
before we are ready and so prevent a second X server from reacquiring
master, and dying.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55446
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a192f8cbc238d84e058b01b7682abe7ef09d3508
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 29 10:51:00 2012 +0100
2.20.9 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16860d448f11ba405050bd1ff02dc63a4b26280c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 29 10:40:51 2012 +0100
uxa: Only destroy the bufmgr if it exists
Be wary in case the Screen is destroy before we initialise bufmgr.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 13f7a9e267fbefd3326569e89b840bef31d77996
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 28 09:25:12 2012 +0100
sna: Restore LLC cache level after using a buffer for scanout (uncached)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8bfd31e9bb13bcb7f12e4147bec0da87b8e87dde
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 18:12:11 2012 +0100
sna/dri: Improve handling of flipping with no outputs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dddb6e4e63d5cc8b2a1f2ae3ff287922d30460b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 17:17:30 2012 +0100
sna: Attempt to restore the current mode if pipe is disabled on DPMS on
If we attempt to power up the pipe through a DPMS request, but it was
previously disabled due to an error, first try re-enabling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 88cfd23379950d1fe4e682519c48ef6e3091c2f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 16:16:39 2012 +0100
uxa: Update mode->fb_id after completing pageflips
As intel_crtc_on() depends upon the current value for determining if the
pipe is active, we can only change the value afterwards.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83990c649cbd3cb563d08f04e1c02232c44997aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 14:58:26 2012 +0100
Remove the last couple of references to mibstore
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cb0b72c4fbb7b1bc941522d8679fef856f2f8936
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 14:53:46 2012 +0100
uxa: Fixup the last couple of commits after realising I didn't have uxa enabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit feef53005b57d6b4489a15f8d0db8245dcb0cfaa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 13:36:55 2012 +0100
uxa: Do not attempt to pageflip whilst not master
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5a45cbacb777e478d8fbda9223b0fb5c705d7249
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 13:31:27 2012 +0100
uxa: Confirm the pipe is alive before flipping
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit edc5b7f741a4bb8e9a58b5eb2201fa9304f94ef7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 27 13:27:20 2012 +0100
uxa/dri: Confirm Drawable is still attached to an active pipe before flipping
If we schedule a flip to happen on a far distant vblank, it is possible
for us to disable the pipes with a modeset, whilst maintaining the fb
size, or with a DPMS command. If the pipe is disabled and we still try
to flip, then we trigger an EINVAL error from the kernel.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb667378543f97d7c7e7767daddbd9b39e07c1f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 26 15:12:57 2012 +0100
sna: Typo in DBG
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 557ad78d02dfff3db9e7fc21f05230a8fe482f7c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 26 15:02:17 2012 +0100
Kill mibstore pretend backwards compatibility
Adam Jackson was kind enough to point out that mibstore had been a no-op
since xorg-1.4 and the earliest we claim to support is xorg-1.6.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 367f57faf2c422da026a25c099426dc750cf3759
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 26 14:06:18 2012 +0100
sna/video: Force integer promotion to avoid u16 overflow for frame size
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34772cb0e724a880a8c6db936c0bb5dd129398f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 26 12:09:39 2012 +0100
sna/dri: Handle pending flips when drawable disappears.
The async case needs special handling as the current front buffer may be
pending a flip onto the scanout which needs to be completed even if the
Drawable is destroyed.
Fixes regression from commit ad877abdc70b842afd202b2f97892d97a0b8d151
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 17:48:52 2012 +0100
sna/dri: Attach the chain of frame events to the Window, not pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit addfa653cf51fa45c7eae49be1fd722aaadf97d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 26 08:59:18 2012 +0100
uxa: Prevent attempting to call intel_mode_fini() before PreInit runs
In the Ubuntu xserver it is apparently possible for the Screen to be
deleted prior to being fully initialised. Make sure we don't crash in
that situation!
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55346
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b880d8e0a9a32acd50333f72d695268c4819c29e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 25 16:59:20 2012 +0100
sna/gen5: Add WA reference
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 74f930fd80c3f97a1b6213e9e79e02f8f51c64b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 25 15:41:51 2012 +0100
sna: Make sure the batch is flushed before setting DPMS
Just in case on the off-chance that the kernel modifies the pipe and we
had a pipe-dependent operation in the batch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a00c3765c3ba464bb4e9cde12e964c979421ed6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 25 13:50:33 2012 +0100
sna: Accommodate changes to the Damage extension not unwrapping the GC
commit 4dc2a76740d921c824a4d8193f39dd373475f02a
Author: Adam Jackson <ajax@redhat.com>
Date: Thu Sep 20 17:57:00 2012 -0400
miext/damage: Only wrap into the GC ops chain if there's a listener (v3)
leaves the GC->funcs still pointing to the damage layer as it calls into
the driver functions, so we need to be careful to restore the correct
function table after we manipulate the GC for fallbacks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f5a6d107bb30fa218ff3c1d07532ca834b82edc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 25 13:36:12 2012 +0100
Add miInitializeBackingStore() to compat-api.h
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dee133a722fb137767a78b244a312620f52a51b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 25 13:22:40 2012 +0100
sna: Remove unused reference to mibstore.h, removed in future Xorg
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f0dbfc20aaa9b47329438ce42150770d4d7934c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 25 13:22:21 2012 +0100
sna/dri: Fixup a DBG statement not to print gibberish
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c6008068372709c73034163eddc902b47bf87d24
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 21:42:31 2012 +0100
sna: Check against op->dst.bo rather than priv->cpu_bo for composite upload
In this case, we may also be handling an unattached pixmap, so avoid the
deferences of the sna_pixmap unless we are sure it will exist.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ed840881c26e90eb8e00521b6d77b0ea514de5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 20:29:21 2012 +0100
sna: Check that the CPU bo exists before declaring it is busy along upload
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=55251
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a858afc66c1fa2eec65a7041e991f2266f82deca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 13:49:40 2012 +0100
Silence a couple of potential compiler warnings
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9326acc2917109f06dda809107c8fa5a2273c3d2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 13:40:04 2012 +0100
Allow compilation of a separate i810 driver
Allow --enable-ums-only as a counter-option to --enable-kms-only in case
the distribution wishes to enable a non-root KMS driver but also offer
a separate UMS driver for i81x.
On the second pass, use "--enable-ums-only --disable-uxa --disable-sna"
to get the trimmed down unaccelerated i810 support.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0afb7efe8c48b5fc839e2137e870bea0f5fb3c9c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 09:41:59 2012 +0100
sna: Avoid overflows when translating the box16 extents during a copy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0fc6e5820e4543d52bcf8d0285ca6f69b5213831
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 09:32:49 2012 +0100
sna: Add missing protection against int16 overflow when copying
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c2ca1c5abca687adb08d6e137bc3b70bdecb083d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 23 08:56:50 2012 +0100
Reorder INTEL_XVMC define so that we pick up Option "XvMC"
Otherwise it will remain disabled.
Reported-by: Giacomo Comes <comes@naic.edu>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 92dbedc6138b923aa473935013ecb0346280c4d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 22 08:56:49 2012 +0100
sna: Force the stall before trying to upload into a busy CPU bo
Under the circumstances where we can not instead stream the write into
the GPU bo, we need to use the busy CPU bo.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54978
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3e1be265cf950976b5929b14a9dad0664deaa2c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 21 17:37:58 2012 +0100
sna: Force an inplace upload if already wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b8967aff382c1b6bef2335dea51c979a3f0800c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 21 12:16:27 2012 +0100
sna: Do not query for the NULL edid property
If the EDID blob id is set to 0, that means that it does not exist and
so we can safely skip it.
References: https://bugs.freedesktop.org/show_bug.cgi?id=55193
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0be1d964713ca407f029278a8256d02d925dc9da
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 11 21:48:24 2012 +0100
sna: Use inplace X tiling for LLC uploads
Based on a suggestion by Chad Versace (taken from a patch for mesa).
This allows for a faster upload of pixel data through a ShmImage, or for
complete replacement of a GPU bo.
Using a modified version of x11perf to upload to a pixmap rather than
scanout on an IVB i7-3720qm:
Before:
40000000 trep @ 0.0007 msec (1410000.0/sec): ShmPutImage 10x10 square
4000000 trep @ 0.0110 msec ( 90700.0/sec): ShmPutImage 100x100 square
160000 trep @ 0.1689 msec ( 5920.0/sec): ShmPutImage 500x500 square
After:
40000000 trep @ 0.0007 msec (1450000.0/sec): ShmPutImage 10x10 square
6000000 trep @ 0.0061 msec ( 164000.0/sec): ShmPutImage 100x100 square
400000 trep @ 0.1126 msec ( 8880.0/sec): ShmPutImage 500x500 square
However, the real takeaway from this is that the overheads for
ShmPutImage are substantial, only hitting around 70% expected efficiency,
and overshadowed by PutImage, which for reference is
60000000 trep @ 0.0006 msec (1800000.0/sec): PutImage 10x10 square
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d853064e7eebc5719645c12605782f995131a6fe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 20 22:43:26 2012 +0100
sna/gen3+: Trim the target extents to the CompositeClip
When computing the active region with of a composite operation with
unknown extents we try to simply use the whole Drawable. However, this
needs to be clipped otherwise it may trigger assertion failure with an
offscreen pixmap.
References: https://bugs.freedesktop.org/show_bug.cgi?id=55164
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 853beff4306d5a168e310af82d0ddf9db319fdce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 19 08:30:59 2012 +0100
sna/dri:Add some DBG and assertions to validate names passed back to clients
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c1e60a15431b193b57d94a27b8e8de7c5a7e683
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 18 15:01:52 2012 +0100
sna: Add some asserts useful for tracking an xserver drawing bug
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd23ac69ffb670468b2993242ce0d596081bbca4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 18 13:39:33 2012 +0100
sna/gen7: Add some ring switching sanity checks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22c84d02ade83c39940d76fc616a9122e535606a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 18 12:01:49 2012 +0100
sna: Remove special casing of drawing depth=1 glyphs
It turns out that they were not so special after all, and the "fast
path" was missing the important handling such as validating the GC. As a
result we ended up trying to render the glyphs through a planemask of 0
and similar garbage resulting in corruption. An example given by Kaus
Dittrich was the use of rotated glyphs in gnuplot.
Reported-by: Klaus Dittrich
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 71fa350325bb06a6141f89ef14431d96f0c4956a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 17 13:40:24 2012 +0100
sna: Check that we do not keep a GPU bo around after flushing a ShmPixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 88502b32d5d2b826fc08344392c98300341410e1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 16 09:02:46 2012 +0100
2.20.8 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 395d738b5086f24659b56b4b3536bffaebad8a3e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 15 21:18:35 2012 +0100
sna: Improve handling of probe failure during initialisation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe78904a45979d47bb092ce37d321854e2418344
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 22:15:14 2012 +0100
Add basic support for ValleyView
Bind to the ValleyView SDV for verifying the render routines.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b9259f7cedc179617bc24b3912d2d8d75c5a824
Author: Ian Stakenvicius <axs@gentoo.org>
Date: Fri Sep 14 21:04:42 2012 +0100
configure: Make udev dependency optional
In order to support buildbots where the udev headers may exist on the
build system but not the target, we need explicit control over optional
dependencies.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54942
commit d995705fb01842652a79076cbecee4392f653bfe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 19:32:06 2012 +0100
sna: Only discard CPU damage if we completely overwrite its extents
If we are performing a clipped copy, then we must be careful not to
completely discard the CPU damage as it may not be entirely replaced.
Reported-by: Roman Jarosz <kedgedev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54937
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit deacab87e4ba7fe09f0f16568dc2848949f2707a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 17:01:13 2012 +0100
sna/dri: flip->next_front.bo is owned by the DRI drawable not by the flip
Be careful not to delete the reference we presume we hold as it is
borrowed from the DRI drawable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5369408d596a0611d4f76333dac2e1c93e63e8b6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 16:12:00 2012 +0100
sna/dri: And the hunt for the use-after-free continues...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e9d64203428b344433ac8f86dc1f06d2c32529a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 14:06:38 2012 +0100
sna: Fix typo for sna_render_picture_flatten()
Pass it the correct value for the pixmap height, and not its 'y'
coordinate!
Reported-by: Eugene Rosenzweig <ugn@outlook.com>
Bugzilla: https://bugs.gentoo.org/show_bug.cgi?id=434860
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6ee9969f0e99975a24e113af9591909d9023d8af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 13:04:50 2012 +0100
sna/dri: Update AsyncSwap for recent changes in tracking DRI drawables
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2dbb991384f2b820a714eba262691ed97a6a22a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 13:04:14 2012 +0100
sna/dri: Add a bunch of assertions for hunting a use-after-free
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d8756091474aeb44e5d8eed6b20b65c23b6574e7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 12:17:28 2012 +0100
sna/dri: Version bump for prototypical AsyncSwap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0fc3d020f3086b5c6ecef1fed1aaedef7aa52b01
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 14 09:49:00 2012 +0100
Skip adding unknown special modes
In light of the discussion on how to add stereo modes it was revealed
that we would happily add modes with unknown and unhandled strange
flags. Adam Jackson mentioned that he has plans to fix that with some
upcoming work, but as a first step we can simply eradicate them whilst
pondering how to support the stereoscopic vision of the future.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35d81d97b38d05f132a4823e57fff4012e966504
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 22:32:47 2012 +0100
sna/gen7: Defensively program default GT values
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3fbdedbf9d509c5ca58ae0a01fe8e54dcc990cf8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 22:10:08 2012 +0100
sna: Fix analysis of source extents for BLT composite
After we have computed the source offset vector for the transformed
source bo, we need to use that with respect to the destination rectangle
to verify that the source sample is wholly within bounds.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c7f998f7bda4f4f1286e079412d5d3a5b2eb073
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 20:41:23 2012 +0100
sna: Fix BLT composite offset
Reported-by: Jiri Slaby <jirislaby@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54868
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2575cd0d236b4e1694e3185a487ebfd8bfe6499f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 20:08:37 2012 +0100
sna: Avoid corrupting the CPU bo when compositing fallback data through BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5781de2e5ab0d7e8e62965bda714789879555ed4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 19:53:29 2012 +0100
sna/gen3: Tidy NO_COMPOSITE debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd1432b2c00c94ac75af4740b66b5cd1a573e261
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 19:47:29 2012 +0100
sna: Do not attempt to change tiling if wedged
The caller will just have to live with the current tiling, which should
be fine in most cases, in other cases the gpu is wedged...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c7dd2219fa777bf6354c4e0ef38a2f09fe09675
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 17:14:23 2012 +0100
sna: Prefer to use indirect uploads for very small updates
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d87a56ed1789e0c5058b302bb930d7e952ff3e5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 13 09:57:30 2012 +0100
sna: Teach sna_replace__xor() how to tile large uploads
This path is hit using eog+cairo-1.10 and a large image, e.g.
http://marsrovers.jpl.nasa.gov/gallery/press/opportunity/20120705a/PIA15689_Greeley_Pan_wDeck_L257F.jpg
Reported-by: Michael Laß <bevan@bi-co.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54808
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 58a96f0f684fe0d7d1a7890c630539ef8b065d1e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 23:53:44 2012 +0100
sna: Also remove bogus assertion from sna_replace__xor()
Like the assertion in sna_replace() this is now incorrect due to the
automatic flagging of large bo with flush.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6069e78238ca57e3433d528680fe04766a1e5307
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 16:22:49 2012 +0100
sna: Keep a very small, short-lived cache of large buffers
As we now regularly retire and so discard the temporary large buffers,
we find them in short supply and ourselves wasting lots of time creating
and destroying the transient buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1e2a03ad19664e846ece4110e53d26babb5a2159
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 16:15:22 2012 +0100
sna: Propagate busyness when creating the proxy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e28f5a2537821dc170a7ef78bf33ecbd3c032da0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 15:21:27 2012 +0100
sna: Add some DBG as to why kgem_check_bo() flushes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1af1dae1feefd6567017170bab241570fb528e5c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 15:20:49 2012 +0100
sna: Ensure tiling upload buffers are trimmed to fit in the cache
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e5f137807c318588f546960668345eef34159e26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 14:11:43 2012 +0100
sna: Avoid fallbacks to shadow pixels if FORCE_GPU is in effect
References: https://bugs.freedesktop.org/show_bug.cgi?id=54808
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0d17208a66a7e54d4106f8a4034d3a928e28bb62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 14:04:50 2012 +0100
sna: Avoid readback inplace if the target is unmappable
We have to use the tiling indirect path, or else fail.
References: https://bugs.freedesktop.org/show_bug.cgi?id=54808
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b4abdaae94d164d5d0b2755907e76b9cbe0c988
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 12 13:47:26 2012 +0100
sna: Flush after operating on large buffers
As we know that such operations are likely to be slow and consume
precious GTT space, mark them as candidates for flushing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15911f533d6a7ef40e42ba5921fac7c62b290f8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 11 14:59:53 2012 +0100
prime: Reorder probe messages so that the driver prefix is correct
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc73acbd4da53bc50752c0413adcd0ce876e0a03
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 10 18:55:04 2012 +0100
uxa: Error out after failing to become DRM master during PreInit
As we set the card fd to -1 upon failure, the error here is
non-recoverable, so make sure it gets propagated and we abort loading
the intel ddx.
Bugzilla: https://bugs.launchpad.net/ubuntu/+source/xserver-xorg-video-intel/+bug/962892
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0d14071f7b60729c223af925935227393fbd3ee
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 10 13:53:45 2012 +0100
sna: Workaround issue with global glyph privates and shared ZaphodHeads
Under ZaphodHeads we end up with multple screens accessing the common
sna_glyph_key and so cause conflicting updates and erroneous references
into the screen-local texture atlases.
Two approaches can be tried here. Transition to a screen-specific
private key introduced with xorg-1.13, or to move the glyph cache (and
the rest of the gpu state tracker) down into the device private rather
than screen private. This is neither of those, but a workaround to avoid
reusing the incorrect entries from shared screens.
Reported-by: Stephen Liang <inteldriver@angrywalls.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54707
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cfa0c6162bbd2f6edab1301b6aed886af7e8ab38
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 10 10:50:03 2012 +0100
sna: Fixup possible_crtcs for ZaphodHeads
As the possible_crtcs is a bitmask of the available crtcs exposed to the
Xserver, we need to adjust it for the limited view given by Zaphod mode.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95c71d1626dfbd97733e7e7e03fdde3af833446e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 8 20:12:32 2012 +0100
NEWS: Fix version reference 'bugs since 2.20.6'!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0659711dfa9c9fc52adeaba766049887d5b6f040
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 8 20:01:32 2012 +0100
2.20.7 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c8e48f8149499040342836491333402fd05b762
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 23:00:47 2012 +0100
sna: Remember that LineDoubleDash involves updating the GC between segments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ed7b8db24921dc0bb6ea59dacf35ea41a61d59bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 22:12:17 2012 +0100
sna: Pass the hints down to the PolyPoint fallback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c9df48fa8f1ac93103ce771ae28f47faa321619
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 22:05:19 2012 +0100
sna: Fix PolyPoint fallback through a complex clip
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7d76eb155ed78343abfa15b7c8af87fc3d4211e4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 18:06:25 2012 +0100
sna: First scan for a backlight associated with the device
The goal is to find the right interface in a multi-GPU system.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2de7d2d8150d648815feb74a3ae2239b908b971e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 16:56:33 2012 +0100
sna/prime: Fixup attaching the randr14 scanout pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 448808d8a4e78afa7fe90e318d6d7afdbff66190
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 14:31:52 2012 +0100
prime: Allocate a GPU_SCREEN when not primary to fulfil the output sink role
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3dce661ef3df5558fe9c9d85324ab3395a37b7ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 13:48:12 2012 +0100
sna: And remember to update the ScreenPixmap after resize
Fixes the regression from the previous commit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c39c363d7235d03f27337c731c0ffe3369bf713
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 13:07:52 2012 +0100
sna: Protect sna_crtc_resize() against early invocation with no RootWindow
If the outputs are resized very early on, in CreateScreenResources, then
we will not yet have created a RootWindow and so trying to change its
pixmap is a futile effort.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d7879a5939cabcd8b804e19fc422d2022ab7e3a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 12:18:08 2012 +0100
sna/dri: Fix the double-buffer pageflipping path
Notably, we need to remember to exchange the front/back buffers after
flipping!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2630c81937115602faa352fca369d89fbb926b33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 7 11:23:02 2012 +0100
sna/dri: Make sure we set the SCANOUT flag when creating bo for pageflips
In case we should be creating an untiled framebuffer, we need to make
sure we honour the scanout alignment.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aeef03520f1b2a4b8638ff1ed4fbf19c9b35e7c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 11:46:53 2012 +0100
sna/prime: Correct the pinning flag when importing the prime bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9bdf46d6c1a29b7b9e3d35e39a2e789334c0e1be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 11:38:08 2012 +0100
sna/prime: Distinguish forms of pinned pixmap
So that we can allow prime to replace the backing bo of currently
exported pixmaps through DRI2.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 39c4be2b0be66ed83bf059d3007f4143325e340d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 11:28:49 2012 +0100
uxa: Distinguish forms of pinning
This allows us to replace the prime bo to meet sharing requirements, but
still maintain the integrity with other users.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 031fa1c1c1129e486a02ffb5b3b9071f03b60048
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 11:08:23 2012 +0100
uxa/prime: Mark the pixmap as pinned once exported (similar to flink)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e5d3f3818660cb875ce2ef4721c51bc95317b78d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 10:54:57 2012 +0100
sna: Add is-pinned checks to changing the pitch on an existing bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f2affe403baea78b9c94e3d726d1b9d8a0004f35
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 10:24:04 2012 +0100
sna: Apply the minimum 256 pitch to CREATE_USAGE_SHARED pixmaps as well
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fbe4080816191ee97347128444f56bcc34858481
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 08:57:34 2012 +0100
prime: Align pitch of shared untiled buffers to 256 bytes
In order for nvidia to handle the buffers we are currently generating,
they need to have a pitch alignment of 256 bytes. Make it so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5fb025267bf1019907dfcc60f0efef2691be436
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 6 08:55:46 2012 +0100
sna: Correct assertions for adding damage that bypasses the region
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f5d5a37e57e63fa6e5b336a4847ce4422b89044
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 17:17:58 2012 +0100
Add PlatformProbe to handle sharing of device entities
Reported-by: Nick Bowler <nbowler@draconx.ca>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54561
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ddde40afc081f47a3b6b694aeb21682c240c9562
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 16:48:01 2012 +0100
sna: Harden against initialisation failures
References: https://bugs.freedesktop.org/show_bug.cgi?id=54561
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4627dc36fa56ab971cd90088bd29a597dd12dc02
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 16:17:17 2012 +0100
Revert "sna: Flush the batch before a render operation if the GPU is idle"
This reverts commit ad57ac07a273bf376b74884de47d8ee1e7129fb8.
These checks end up being too frequent and not allowing us to batch
sufficient commands to offset the overhead of batch submission. Hmm.
commit 886f3cef4101a674bb62656cf7f3046643cae4b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 15:27:21 2012 +0100
uxa: Fix cut'n'paste error in Option "Backlight"
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6211d0914e2ed1cdd4cc2e170ee16129fc9f0d73
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 12:33:08 2012 +0100
uxa: Flush batch immediately after queuing a WAIT_FOR_EVENT
We still encounter hangs with kernel-3.5 with the culprit being a wait
on a disabled pipe. As we thoroughly check before that the pipe is still
disabled and flush before a modeset, the only possibility that remains
is that DPMS is disabling the pipe before we submit. Close that race by
always submitting the batch immediately after a WAIT_FOR_EVENT.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a1423547769c24d15f6475628981d14a76a4bb2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 12:15:52 2012 +0100
sna: Initialise the empty boxes field of the region before subtracting it
Fixes regression from commit 38fb77af757318e5fb6f605b37306ce4585b11a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 08:23:34 2012 +0100
sna: Don't upload ignored cpu damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dff25e5ec4071a0404f82760e8deec3f99f4a0a9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 11:05:28 2012 +0100
sna: Drop master after discarding framebuffers
As Imre Deak pointed out in the previous patch, drmModeRmFB only works
when we hold the DRM master, therefore to prevent a leak of the
framebuffer across server reset we need to defer dropping master until
after we release our scanouts and modes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46981d01700c1159bfb6bc0aebc938ff1d447a0f
Author: Imre Deak <imre.deak@intel.com>
Date: Fri Aug 31 14:31:51 2012 +0300
uxa: fix leakage of FB when closing the screen
Calling drmModeRmFB is only allowed in DRM master mode. Since leaving
the VT also drops master mode we need to remove the FB before calling
I830LeaveVT.
This is only a real leak in case of a server reset, otherwise the server
process will exit anyway and the kernel will clean up the FB.
Signed-off-by: Imre Deak <imre.deak@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55cef974a5dad3fda1922648fa27bcf5bb32ea03
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 09:38:47 2012 +0100
sna: Review validity of damage when discarding CPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 587499bbf55b7eb0e1848822a792d535a8a3db1b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 10:56:18 2012 +0100
sna/video: Use the scanout flag and FB id for sprite framebuffers
So that we can use the same teardown path as normal scanouts.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 913adacc5400f94bc754f22375447e6f90ccd510
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 09:20:55 2012 +0100
sna/gen7: Always emit a stall when flushing the texture cache
Reported-by: Reinhard Karcher <reinhard.karcher@gmx.net>
References: https://bugs.freedesktop.org/show_bug.cgi?id=54488
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bdfedb46bd5bb3b96543a3ff553abd8ed0774fad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 09:15:12 2012 +0100
sna: Use async upload only if the last render was not CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67b75ae6f66e2d8e97b0aaf70d66b6de30f9e67e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 08:46:39 2012 +0100
sna: Tweak upload path to remove redundant code
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 38fb77af757318e5fb6f605b37306ce4585b11a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 08:23:34 2012 +0100
sna: Don't upload ignored cpu damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2eb32f711ddd65a55c3c21f813b41aca49635a22
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 5 00:22:04 2012 +0100
sna: Add DBG control to disable CPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 19e170aa6fd3652cc2e983a291f82350dca27e52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 23:52:42 2012 +0100
sna: Fix comparison of memcpy overlap to include x-offsets
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7895416eabfc5bd361d0d0ff92c570e2f6af47e0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 20:30:53 2012 +0100
sna: Rearrange use_cpu() tests for composite ops to avoid syncing CPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad57ac07a273bf376b74884de47d8ee1e7129fb8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 20:06:49 2012 +0100
sna: Flush the batch before a render operation if the GPU is idle
Experiment with pushing those first commands earlier.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6325d7e29a8bacede321362c20bf3acd33c48651
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 14:51:54 2012 +0100
NEWS: fixup missing links to bugs referenced in 2.20.6 release notes
Reported-by: Adam Jackson <ajax@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc309bad39035649ee377c1d5af9099491a8ea43
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 14:22:15 2012 +0100
sna: And remember to flush the damage to the output slaves...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 68d207588a177afa4e999260bfddb4d6dba1029b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 13:20:21 2012 +0100
sna: Improve handling of output offloading
In particular, don't forget to flush when we only have offload slaves
and no native pixmaps.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8cf7ac776b9b47dabd5ab141e5a5385c44d3f309
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 13:55:34 2012 +0100
sna: Fix a typo in an error message
s/achieve/retrieve/ otherwise it is nonsense.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit be83b98d299c74101357e7bf170b1451aec2e1f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 11:23:58 2012 +0100
sna: Add some DBG to the prime paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0684d55e3a62c231c92a68403cf100c9e18351b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 11:05:43 2012 +0100
sna: Fixup CREATE_USAGE_SHARED
The DRI2 code tries to create pixmaps with non-zero width/height,
whoops.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b6ced7a2267f9429ad38949dda39c843e2119e99
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 4 10:05:46 2012 +0100
sna: Fix typo for detecting prime ioctls
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df68723baae71498de95924c72d4f23fa7fc7fdf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 3 20:43:48 2012 +0100
sna: Port prime interfacing
Preliminary prime support.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3ad18036b4dca29744ecfa4694006f01dd3fd18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 3 20:53:30 2012 +0100
sna: Enable platform probing
Completing commit 0768ac4d195214825137152893deb74a87fcd11e
Author: Dave Airlie <airlied@redhat.com>
Date: Wed Jul 25 16:11:23 2012 +1000
intel: add platform probing support.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3dc644b2a959fc559e1138b332ed42d7235de42f
Author: Сковорода Никита Андреевич <chalkerx@gmail.com>
Date: Mon Sep 3 13:44:21 2012 +0400
uxa: Fix Backlight option support.
Signed-off-by: Сковорода Никита Андреевич <chalkerx@gmail.com>
commit a972affe0c78b23a119d5dd14bb4446c89122af1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 2 17:43:33 2012 +0100
sna/gen6+: Redirect fills if the destination is too large for 3D
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54134
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18d26076c778c20eb589b638fc47fa847793f149
Author: Dave Airlie <airlied@gmail.com>
Date: Tue Sep 4 07:19:12 2012 +1000
intel: fix return value for no pEnt
Probably never gets hit but shuold return FALSE,
pointed out on irc by Lekensteyn
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit d14ff42f2a205542df2ef723c6151d18db2bea8b
Author: Dave Airlie <airlied@redhat.com>
Date: Thu Jul 26 10:43:29 2012 +1000
intel: query kernel for caps to setup scrn capabilities.
This queries the kernel for prime support before advertising
the capabilities.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 6705d8237aca90964449e4dbee97b4f62b87c28b
Author: Dave Airlie <airlied@redhat.com>
Date: Thu Jul 26 10:37:04 2012 +1000
intel: add pixmap tracking and scanout support. (v2)
This adds support for pixmap tracking and scanout of
alternate pixmaps.
v2: do dirty updates after uxa block handler, check if kernel
can flush vmap for us so we don't have to.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 69827126abdfa289417b55fe7db8ae0535037185
Author: Dave Airlie <airlied@redhat.com>
Date: Wed Jul 25 16:22:57 2012 +1000
intel/uxa: add pixmap sharing support.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 0768ac4d195214825137152893deb74a87fcd11e
Author: Dave Airlie <airlied@redhat.com>
Date: Wed Jul 25 16:11:23 2012 +1000
intel: add platform probing support.
This allows the driver to be loaded by the platform loading code.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 164ae7a4f9fd3e538f1b506031d297088fc0c659
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 2 17:19:12 2012 +0100
man: Malformed "Backlight" section
Reported-by: Matthew Monaco <dgbaley27@0x01b.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54397
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67b44104168650473a24e69056707e0b35f1713e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 2 12:47:36 2012 +0100
sna: Cache the temporary upload buffer when copying boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b558281e04e4d4febfc361632a90f8a45080c49
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 2 12:23:59 2012 +0100
sna: Don't retire when searching for a snoopable buffer without hw support
If the hw/kernel doesn't support snoopable buffers, then it makes little
sense to search for one, and force a retire in the certainty of not
finding any.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d933f3a7965c9aa70f70477be3bfe94d5ded948b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 2 10:29:49 2012 +0100
2.20.6 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 62e7e69d88f7e5c8b0f0931fe887ee0c3bddb43f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 2 09:55:07 2012 +0100
sna: Tweak placement rules if we already have a CPU bo
If we have a CPU bo, consider if it may be quicker to render to it then
create a GPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f837807cc257fbedd35fa6101dc0b4a57e5ad78d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 1 10:36:09 2012 +0100
sna/dri: Remove busy-wait spin from vblank chaining of swapbuffers
The issue being that, due to the delay, the chained swap would miss its
intended vblank and so cause an unwanted reduction in frame throughput
and increase output latency even further. Since both client and server
have other rate-limiting processes in place, we can forgo the stall here
and still keep the clients in check.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54274
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b56e8c5105c858452ca4eabf15b298fc06dfd3c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 1 12:15:47 2012 +0100
sna: Nullify gpu_bo after free in case final release is deferred in destroy
As we may defer the actual release of the pixmap until after completion
of the last shm operation, we need to make sure in that case we mark the
GPU bo as released to prevent a use-after-free.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c4d994014160d8c946af731196a908991c77d9f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 1 10:44:24 2012 +0100
sna/gen2+: Add the missing assertions in case the drawrect is invalid
Only the later gen had these useful assertions, add them to the rest
just in case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 25c1b478a957ceb0474e7121840b7eed1ba2e140
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 1 09:49:34 2012 +0100
sna: Discard cached CPU upload early when clearing with a solid fill
Otherwise we end up considering the GPU bo as a real target, causing
confusion and failed asserts.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 530b1d1516595cf14c5112d8833b870cd50eca46
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 30 22:21:57 2012 +0100
sna/dri: Use common routine for testing busyness after flush
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00d8c776b3607dbdab32c1126f91a7a38b8065f6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 30 21:47:17 2012 +0100
sna/dri: Hold a reference to the vsync blit
Fixes regression from
commit 96a921487ef00db03a12bec7b0821410d6b74c31
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 21:50:32 2012 +0100
sna: Track outstanding requests per-ring
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b2a6c74c2159c9968c19400d61a11f4773724b4a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 29 14:51:40 2012 +0100
sna: Remove inconsistent assertion
As we now may not prefer to use the GPU even if all-damaged and clear,
asserting that if we choose to use the CPU if clear is now bogus.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit deaa1cac269be03f4ec44092f70349ff466d59de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 28 22:23:22 2012 +0100
sna: Align active upload buffers to the next page for reuse
If we write to the same page as it already active on the GPU then
despite the invalidation performed at the beginning of each batch, we do
not seem to correctly sample the new data.
References: https://bugs.freedesktop.org/show_bug.cgi?id=51422
References: https://bugs.freedesktop.org/show_bug.cgi?id=52299
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9e0305a3928f253ded6c8e141a4dd42be3952eb9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 28 20:49:20 2012 +0100
sna: Discard inplace flag if we create a CPU map for the upload buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f3e122554e88da0351bfb9a7a722f0715553689b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 28 21:27:04 2012 +0100
sna: Propagate the request to flush rather than directly submit the batch
The subtly is that we need to reset the mode correctly after
submitting the batch which was not handled by kgem_flush(). If we fail
to set the appropriate mode then the next operation will be on a random
ring, which can prove fatal with SandyBridge+.
Reported-by: Reinis Danne <reinis.danne@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b5c8efe4309248e62d94d80b37a70775284ae985
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 28 08:33:00 2012 +0100
sna: Make sure we reset the domain tracking when exporting DRI bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96a921487ef00db03a12bec7b0821410d6b74c31
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 21:50:32 2012 +0100
sna: Track outstanding requests per-ring
In order to properly track when the GPU is idle, we need to account for
the completion order that may differ on architectures like SandyBridge
with multiple mostly independent rings.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54127
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 26c731efc2048663b6a19a7ed7db0e94243ab30f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 20:50:08 2012 +0100
sna: Ensure that we create a GTT mapping for the inplace upload buffer
As the code will optimistically convert a request for a GTT mapping into
a CPU mapping if the object is still in the CPU domain, we need to
overrule that in this case where we explicitly want to write directly
into the GTT and furthermore keep the buffer around in an upload cache.
References: https://bugs.freedesktop.org/show_bug.cgi?id=51422
References: https://bugs.freedesktop.org/show_bug.cgi?id=52299
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cbf88980ede50370b97f32e565dea33db16ac44
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 20:07:17 2012 +0100
sna: Force the stall if using a busy ShmPixmap bo with PutImage
As we will stall in the near future to serialise access with the
ShmPixmap, we may as well stall first and do a simple copy using the
CPU in this highly unlikely scenario.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 705103d77e6b80d796a4535cade96cb6e9ebece3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 20:07:19 2012 +0100
sna: Add a modicum of DBG to kgem_is_idle()
Print out the handle of the bo we just checked.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8218e5da2b177ca9cd0e2b1e7dbe114e5ef2ebf0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 19:36:03 2012 +0100
sna: Fix crash with broken DBG missing one of its arguments
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=54127
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 593f549b45fbb1528472feed51207d84901d142e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 16:43:19 2012 +0100
sna: A little more DBG to try and identify ratelimiting ops
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 71ac12e9b6ed00c28993637aafd5186a2ba26256
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 15:49:59 2012 +0100
sna: Assert that the bo is marked as 'flush' when exported to DRI clients
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cf64c8ce758cfa5d3bcd1b7626ff94cce7a84636
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 13:59:56 2012 +0100
sna: Upload PutImage inplace to a fresh GPU bo if the device doesn't snoop
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c6758fc4a50ecfce9ed317fec669cc48addedcf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 11:58:05 2012 +0100
sna: Flush the batch if it references a ShmPixmap and the GPU is idle
This helps minimise the stall when syncing with the GPU before sending
the next reply to the Client.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f21079bad6e8316baf5d0295d6e7a809041bce06
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 27 11:25:28 2012 +0100
Revert "sna: Cleanup composite redirection after substituting the BLT"
This reverts commit 5a5212117e7a73ce3fffb87c60a505a849e38c36.
The clean up is in effect too early, as this is during preparation and
the actual work is already being correctly done at the end.
commit 414e87255cdee6eb556703ddefd194af71b985ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 19:47:31 2012 +0100
Add Option "Backlight" to override the probed backlight control interface
The automatic selection may not correspond with the correct backlight
(such as in a multi-gpu, multi-panel device) or the user may simply
prefer another control interface. This allows them to override the
chosen interface using
Option "Backlight" "my-backlight"
to specify '/sys/class/backlight/my-backlight' as the interface to use
instead.
Suggested-by: Alon Levy <alevy@redhat.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=29273
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d4f7c58186849374cd929e20fa49ea2e93939a69
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 17:01:55 2012 +0100
sna/gen5+: Use the common methods for choosing the render targets
This should afford us much more flexibility in where we render.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c88b5f693c29b990d69f96508b121ce97a7209e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 25 11:49:30 2012 +0100
sna: Use a fast span emitter for mono trapezoids without damage or clipping
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e10a5b348a37feadcf935ec7694e46cc0802bdf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 14:53:12 2012 +0100
sna/gen6+: Do not call sna_blt_composite() after prepping the composite op
As sna_blt_composite() will overwrite parts of the composite op as it
checks whether or not it can execute that operation, it will lead to a
crash as the normal render path finds the op corrupt. (The BLT
conversion functions cater for the cases where we may wish to switch
pipelines after choosing src/dst bo.)
Reported-by: rei4dan@gmail.com
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cbbe7727e766a5ee8767673feb6c8cdec38a7051
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 14:43:47 2012 +0100
sna/gen6+: Simplify prefer_blt_bo
As we already check the tiling state, so all we need to then check is
that the pitch is within the BLT constraint.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c15824a8143a288716d2eacf03252cc54eb9466
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 14:29:41 2012 +0100
sna: Add some DBG to kgem_is_idle()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d432983421286d343f7c487c12c7244b711f5a66
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 13:43:35 2012 +0100
sna: Add some DBG to BLT composite substitute to show if redirection is used
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5a5212117e7a73ce3fffb87c60a505a849e38c36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 13:38:23 2012 +0100
sna: Cleanup composite redirection after substituting the BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 335821d588460c253b2ba2c8616a7c46e5ad0150
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 13:29:04 2012 +0100
sna/gen4+: Check for allocation failure for the clear solid bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b5c77a6aaf520e331e82409b2592911cb1bb3100
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 26 12:48:18 2012 +0100
2.20.5 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 454cc8453af1852758c3396dbe303c13c5c1be27
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 24 08:48:12 2012 +0100
sna: Submit the partial batch before throttling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e1e83ed4952f620e9422e58f955a5aea406e300
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 24 00:59:31 2012 +0100
sna: Allow the batch to be flushed if the GPU is idle upon a context switch
Submit early, submit often in order to keep the GPU busy. As always we
trade off CPU overhead versus concurrency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5059db0697c5516f1538f7062937664baf7b1c2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 24 00:21:07 2012 +0100
sna: Correct a pair of DBG messages
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5b46e411a2c738c5ae55bffb9b3d460249f5c24
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 23 17:36:10 2012 +0100
sna: Tidy up users of __kgem_bo_is_busy()
A lot of callsites had not been converted to the common function.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 82e91327d57e03d2117638165f298a50b946fcaa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 23 15:59:00 2012 +0100
sna: Use a temporary userptr mapping for a large upload into a busy target
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b286ffa6beccb8fe341c464a4fb9f2af98541263
Author: Eric S. Raymond <esr@thyrsus.com>
Date: Thu Aug 23 12:42:18 2012 -0400
Fix seriously malformed list syntax on intel(4).
Signed-off-by: Eric S. Raymond <esr@thyrsus.com>
commit fc6b7f564df88ca773ae245b1b4e278b47dffd59
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 23 15:13:14 2012 +0100
sna: Flush the batch if it contains any DRI pixmaps
This fixes a regression from
commit 02963f489b177d0085006753e91e240545933387
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 15:45:35 2012 +0100
sna: Only submit the batch if flushing a DRI client bo
which made the presumption that we called sna_add_flush_pixmap() for
every DRI pixmap that we used. However, that is only called for the
dirty pixmaps, any native exported pixmap only marks the batch as
requiring a flush. So in those cases we always need to submit the batch
if it contains an exported DRI pixmap.
Reported-by: chr.ohm@gmx.net
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=53967
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd38f45ec5421802b426867a050c978a2feec937
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 23 12:11:48 2012 +0100
sna: Mark the CPU damage as needing flushing for DRI buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ac6cb667546a82b865c959a1be32f52b2da7bf7d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 12:00:49 2012 +0100
sna: Flush before adding any SHM pixmap into the batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 785c1046b94fd9ca6f22b2a6d73639408a411cea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 10:56:12 2012 +0100
sna: Only use the GPU for an active CPU bo unless forced
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8032f51859ce1928922edf6892f493a84d9c39f0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 10:40:53 2012 +0100
sna: If we cannot use the CPU bo along a render pathway, promote to GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cc967507bbf357e1d5ec3cd0f3c0c5ecfa8b867a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 10:36:04 2012 +0100
sna: Convert to using IGNORE_CPU flag rather than complicating the CPU damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5aa59ce7c012eb309c4f5a362ccf531c065bd7ff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 10:10:33 2012 +0100
sna: Assert that the CPU bo is not used if the GPU is clear
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 273765033223024ff6a662195e0e4b96f8960463
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 00:48:08 2012 +0100
sna: Make sure the opposite damage is destroyed after reducing to all
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 31e398c9dbd8539e6fd2cc7398e97ee1df2f7f23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 00:38:17 2012 +0100
sna: Discard a no-longer-used GPU bo after moving to the CPU domain
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8be15c37df9d9b34e0f21700673212bd19c772b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 22 00:27:00 2012 +0100
sna: Balance CPU bo accounting for SHM pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 262d57a5aaac46508d8e29860c7a567bcd5bc4d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 21 23:36:12 2012 +0100
sna: Display still resident memory in inactive/snoop caches under DEBUG_MEMORY
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 304581cc02adeb865a24edde934b5b9ceba68d96
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 21 23:29:12 2012 +0100
sna: Add a DBG to log pixmap destruction
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 946d54238d90f5e31772f0df336ac9a5e7f2d62b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 21 21:02:00 2012 +0100
sna: Fix the assertion for tracking proxies in the batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ee2e227ddf61c87f08f55d4922d2562b563ca87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 21 00:28:40 2012 +0100
sna: Mark all levels of a proxy as dirty
So that if we write to a surface through one view, we make sure that the
sample cache is invalidated for all future views.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eee181e9d71273d94fe735805ed84e8f7b7b2180
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 21 00:19:10 2012 +0100
sna/gen6+: Only mark the dst as dirty again if it already is in the batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c86df17c1455a53cb52f33a25c8c362e5331621e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 22:54:06 2012 +0100
sna/gen3: Fix assertion to check the freshly allocated vertex bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6aabe90587f4916a01a1cd2bbc577a1e7fa20eca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 22:09:54 2012 +0100
sna: Allow target bo promotion to GPU even on old architectures
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a4b6fea7b1516de35e6800efa5b85f8401a5b2a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 22:08:23 2012 +0100
sna: Assign a unique id to snoopable CPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 892b1a1e431e8f27133825f8a27dde4955da0054
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 22:07:05 2012 +0100
sna/gen3: Convert to sna_drawable_use_bo()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3ca1bfb51ba522454433d58131e7dab7fcbe7e34
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 21:28:47 2012 +0100
sna: Trim a parameter from kgem_bo_mark_dirty() and add some assertions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16f3d3a9ae145a3af51d2c0c42c6c585d676a863
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 19:42:22 2012 +0100
sna: Keep a stash of the most recently allocated requests
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb349ced91e15ecaa025321bd37d1fe3cfdd2f44
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 17:35:44 2012 +0100
sna: A few more buffer cache management assertions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae6b3c7508d570af94f172d6a91d62d2987d654b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 17:03:16 2012 +0100
Check that the module that indeed i915 before using custom ioctls
Thanks to Adam Jackson for pointing me towards drmGetVersion() and
Julien Cristau for saying "Yuck!"
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c611087e8ae09fc3fe4271f16d912ac8ae89f6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 16:09:25 2012 +0100
Only open the matching BusID and not the first named
If you pass a name to drmOpen() it will attempt to open any device
corresponding to that name if it first fails to open the device
corresponding to the BusID. Obviously we want the failure from opening
the specified device in order to prevent wrongly opening the first found
device multiple times.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd6c67b32f726b6ad7f12f3b83f6d8c868ff4dc1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 15:58:03 2012 +0100
sna: Add a couple of buffer cache management assertions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 01ebdb4d7a8bb751167153554f9122d996e4ea91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 15:33:26 2012 +0100
sna: Remove confusing is_cpu()
The only real user now has its own heuristics, so convert the remaining
users over to !is_gpu().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 410316d20299b9ed3447d1d897f904af786ed097
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 14:56:12 2012 +0100
sna: Refine decision making for maybe-inplace trapezoids
In particular, we want to avoid preferentially taking the CPU paths
when it may force any migration (including clear).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 91f1bf971f9cdc6498f513a5ddec1ad7a4e24b3d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 15:27:27 2012 +0100
sna: Correct ordering of calls to memcpy for BLT cpu composite paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 027569bf83fc6d67dca7cfd65fdfa37ef6b47204
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 12:55:20 2012 +0100
Missing includes for b5b76ad849b
The warnings of implicit function declarations were lost amongst the
noise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f1b259f627814c765ea93d8c839ee7533249974f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 12:51:51 2012 +0100
sna: Add a modicum of DBG for PolyFillRect
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b5b76ad849bfda1e75192d1cb3c6c0fcc623bb91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 12:01:39 2012 +0100
Sanity check that the driver is an i915.ko GEM device before claiming it
This fixes an issue with us claiming Poulsbo and friends even though we
do not speak their language.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 74f998136bac441d782faf779616af6f7bdcadad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 11:07:55 2012 +0100
sna: Avoid migrating the BLT composite src to the GPU if the dst is not
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a05643eb670e91ab102465df799301def88faaf9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 10:46:14 2012 +0100
sna: Remove unneeded source bo unref after __sna_render_pixmap_bo()
As __sna_render_pixmap_bo() deliberately does not reference its returned
bo, we need to avoid unreferencing it else we cause explosions later.
Fixes regression from commit a13781d19defc97af6a279c11a85e33ef825020e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 09:45:12 2012 +0100
sna: Enable BLT composite functions to target CPU buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c80db9bc2ef0a37a4abb78c9ef667c8b36ab6fba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 20 10:45:36 2012 +0100
sna: Flush the batch before preparing for a FlushCallback
As we end up submitting and maybe synchronising upon a batch within
FlushCallback (or our client will) it is important that we start that
serialized batch as early as possible to minimise the impending stalls.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c39fe0253847f5a86e16b47ba420c8ba819c9110
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 20:42:55 2012 +0100
sna: Do not use the GPU to migrate to the CPU whilst wedged!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe05268d70088c8cad5f4b5ef756e1ffe2069fca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 19:28:42 2012 +0100
sna: Experiment with flushing the batch prior to rendering to a ShmPixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bbd7a825810cc9772e6d613df449cb5ecb0be3f6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 19:28:20 2012 +0100
sna: Don't promote a ShmPixmap to GPU for a CopyArea
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7bf7a5ad1057f1aeb5b261da6dc501323c022287
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 19:17:35 2012 +0100
sna/gen3: Tidy vbo discard
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d1b808fd72b477bde96f7c6737a993bd1a20baf2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 17:53:24 2012 +0100
sna: Tweak is_cpu/is_gpu heuristics
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c682c1a37692021cbd9bfc1e3f1ccf2b648c73f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 17:28:25 2012 +0100
sna: Discard GPU (and damage) after applying clear on migration to CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dc83ef49f9e8ff94ab77aa9d54fe29e32b9d7a3d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 17:20:45 2012 +0100
sna/trapezoids: Accept more operators for maybe-inplace
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47d948f5df0cd0e975cfe5183b6ce79cd3fd27ee
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 17:09:21 2012 +0100
sna: Update maybe_inplace to recognise more types of handled pixel formats
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 02963f489b177d0085006753e91e240545933387
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 15:45:35 2012 +0100
sna: Only submit the batch if flushing a DRI client bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 13d1a105159222518800d3c5ad5660725864ec6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 09:48:05 2012 +0100
sna: compare the correct trailing dword when skipping identical bitmap lines
Fixes regression in 2.20.4 from
commit 85192f00e345830541e3715e211b1f98154bbef4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 12:11:50 2012 +0100
sna: Ignore trailing bits when comparing lines inside the bitmap
Reported-by: Edward Sheldrake <ejsheldrake@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=53699
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a13781d19defc97af6a279c11a85e33ef825020e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 19 09:45:12 2012 +0100
sna: Enable BLT composite functions to target CPU buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit be940856c74fbedd27997dd61e2a85959b321193
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 21:23:03 2012 +0100
sna: Consider sample wraparound in each direction independently
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 110c7ef7f6c31929affa038918e6ce087bccddc6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 17:42:51 2012 +0100
sna/damage: Replace the damage with a larger box if subsumed
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 75a2fab766d8aed180ef795919e503db22c0e0fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 17:28:08 2012 +0100
sna: Avoid forcing an upload for an unblittable bo unless on a fallback path
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 110d5519f3523b1e2c50db637cdc4c5bc44c960a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 16:39:52 2012 +0100
sna: Reduce subtracted damage earlier
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8812e8b6e89e6432a6a768a0566ce4c153e9b256
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 16:21:13 2012 +0100
sna: Reduce damage after a large composite operation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e361627b90ea6bf2f9a8c46cf8debe562fdf4f09
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 16:16:17 2012 +0100
sna/damage: Add some more sanity checks for creating empty regions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 10f334872e9dd190e18c768219e60815acabe4d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 15:49:02 2012 +0100
sna: Add damage for the whole unaligned trapezoid not per component
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ff6198c9346d84717bac28980329b048f4406e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 11:59:56 2012 +0100
2.20.4 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc77a466531fdbdd21e9354af567e5215a66edf9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 18 11:09:23 2012 +0100
sna: Silence a couple of recent compiler warnings
sna_accel.c: In function 'sna_poly_fill_rect_extents':
sna_accel.c:11438:11: warning: unused variable 'v' [-Wunused-variable]
sna_blt.c: In function 'sna_blt_composite__convert':
sna_blt.c:1712:3: warning: format '%s' expects a matching 'char *' argument [-Wformat]
sna_blt.c:1738:3: warning: format '%x' expects argument of type 'unsigned int', but argument 4 has type 'CARD32' [-Wformat]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d1da2c71461798bb027a260ff8480b71ebffde26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 21:15:54 2012 +0100
sna: Correct assertion for StoreColors
Fixing the assertion reveals that it was bogus!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 31ddaa0cfbde083aef42d9fdb5ed13bb4edc36c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 21:13:52 2012 +0100
sna: Fixup DBG after 7f5a9e3
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b8bc56c12c6fdc559354fbbf96b6e043a491aa8f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 21:00:57 2012 +0100
uxa/gen3: Simply simple fill shader generation
Suggested-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 182581edde356a21a0681de526f83884e1a0de5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:59:09 2012 +0100
uxa/glamor: Check for failed prepares
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c289b607d1526d8d3625fa84c093552a9f3ea168
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:54:40 2012 +0100
uxa: Check for failed mmapping of the scanout
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32ec8b979bc8cf7d8ce351ca752b806d42bc1c0f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:53:08 2012 +0100
test/dri2: Discard error returns from _XReply
This is only test code, so keep the static analyser quiet
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5675c36e0dca92b8d24235d82cd0e87f82fdc7b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:44:32 2012 +0100
sna: Check for failure to pin the front buffer
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9db2c74ab3b482489bec63b11df80bb35e21aca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:42:50 2012 +0100
sna/gen2: Add break rather than fallthrough
The fall-through in this instance is irrelevant, and the static
analysers complain for not commenting on the fall-through. Silence the
analyser by removing the fall-through.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e0abbc3ccafb51d6b2114e1c7d6dc2eda3a8c1f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:40:17 2012 +0100
i810: Query PortPriv for the surface properties
Avoid the NULL deferences.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c09518f98d5c533860b084506d9ee2c819cca52f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:32:53 2012 +0100
sna: Fix assignment inside assertion (should be an equality check)
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7d3e4328d4f4421178377933ca98fb80daa85c76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:32:11 2012 +0100
sna/glyphs: Fix potential leak of glyph extents (for many lists of many formats)
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9b00c82df78cb8820c0e32fbecc7c933eed81d52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 20:30:52 2012 +0100
sna: Remember alpha-fixup for BLT upload
Still dubious whether this is truly beneficial...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 94871944a0e1351273d6029df7bf0300f31a8571
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 16 00:07:58 2012 +0100
sna: Avoid conflating tearfree and randr shadow modes
For ordinary TearFree we do not want to adjust the crtc offsets.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a389842347bab9d91240444e161589071eb9a47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 15 23:07:16 2012 +0100
sna: Avoid queuing a pageflip on a DPMS off pipe
If the pipe is not running, attempting to queue a pageflip will result
in an error and us disabling the output in retaliation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 615739556dd1cc4565eb1c47f93fe8abd697802f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 15 20:10:52 2012 +0100
sna: Only continue to update the shadow buffer if the flips succeeded
If the flip fail, we disable the crtc and may end up disabling the
output, removing the shadow (and old scanout bo) in the process.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2554d0d76e0fcae6e324938c28bb50deeb8814dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 15 18:04:18 2012 +0100
sna: Submit the batch upon destroying a ShmPixmap
The midlayer has already detached the pixmap from the segment (possibly
destroying that segment in the process, thanks midlayer!) so we need to
submit the batch asap before the segment disappears.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e604d721be5a1c0f8eaf91e3a5cf8c01a609a69
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 15 16:53:20 2012 +0100
sna: Flush shm pixmaps after upload
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f5a9e30c953c174a4d6bc83e0b0a5e068cbda52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 15 09:34:24 2012 +0100
sna: Remove zero-size rectangles fro PolyFillRectangle
Some applications like to waste precious bw by attempting to fill
zero-sized rectangles; remove them upfront rather than process them.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c882f4fa991ef379e416628eb41cd2178818ad1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 14 16:02:38 2012 +0100
sna/gen2,3: Prevent dereferencing a NULL bo with solid render fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 48f436d3705059711097a222aac65f862b4a5cfd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 14 15:05:33 2012 +0100
sna: Defer the release of a busy SHM pixmap until the next flush callback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f07d1fc0181f22da36837337241f228626e0d88
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 14 12:03:24 2012 +0100
sna: Enable use of shm pixmap for readback
A little too overzealous in the degradation of writing to the CPU bo
if we need to read from a GPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9b016d2e466f342cc6649504fa48ab6a810c7e94
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 12 21:36:30 2012 +0100
sna: do not bother attaching to a miniscule ShmPixmap
If the pixmap is less than a page in size we are unlikely to recover the
cost of tracking it via the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f4de90709264ad19a3e3f5f0f79f4bba78a760a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 12 13:01:24 2012 +0100
uxa: Only emit a warning if we fail to tile the frontbuffer and the hw allows
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d3cafc99ab49da6744046bc2004981144cb064d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 12 13:02:43 2012 +0100
sna: Fix compilation without pixman glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dc18eaa585c36c8e5f5b4ec405a976a835fd2ac3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 12 10:34:10 2012 +0100
sna: Make the failure to create render caches non-fatal
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b580abdfa68108f3e63ee1f897b6ea83b9c47935
Author: Dave Airlie <airlied@gmail.com>
Date: Sun Aug 12 20:52:12 2012 +1000
intel: fix video xvPipe range check
Pointed out by Russell King on irc.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 44f848f9b2f2a2dcd9087210ea46bc4fdb63c057
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 19:44:15 2012 +0100
sna: Fix typo in computation of texel offsets for tiled 8x8 blts
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=53353
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b335d369bbcbfaef878795a5c8e72c2d40d3a536
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 12:59:49 2012 +0100
sna: Discard the GPU bo after syncing to CPU bo for writing
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 029934662e0bad6cf47baf4d7202656dd3e0ba08
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 10:47:44 2012 +0100
sna: Add a little DBG for promotion of CPU source bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f20f8556bfc8b4df6ba5050cca656a4ff0fdf18f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 10:46:40 2012 +0100
sna: Treat ShmPixmap as ordinary
In theory the code handles the automatic promotion and demotion of the
GPU buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16c751a06c503b85c5ab6588bae277af4348487d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 10:44:08 2012 +0100
sna: Only mark userptr bo as snooped on non-LLC architectures
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 59359dba6496229eff7c60dd04536c5add69cec8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 10:25:40 2012 +0100
sna: Mark SHM userptr bo as unreusable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 64488010504a6e76008bb3b3c1e61caeb025913c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 10:21:39 2012 +0100
sna/gen2-5: Substitute an equivalent BLT composite operation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f464d508c870293699616626d64bd64f16051467
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 10:10:32 2012 +0100
sna/gen6+: Try to use the BLT to avoid TLB misses
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9c0e54e69a5ce93bb4e79d56da4a83fddf49c4e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 11 08:58:14 2012 +0100
sna: Handle userptr failures more gracefully
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5d6d9231cd2003fda1c6f2dd3174014317a45704
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 10 23:07:07 2012 +0100
sna: Reset BLT state after copy-boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 50bfc172f1f89c023bb3a47418b845e31eba7126
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 10 22:49:26 2012 +0100
sna: Improve a DBG statement
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b33f6754a99f6d11e423d6a03739fa2c04eeed88
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 10 21:59:36 2012 +0100
sna: Add assertions to 8x8 tiled BLTs and reset BLT state afterwards
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=53353
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ff54d4af39edcddd55f597c404ab6dd548a24aa9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 10 21:41:38 2012 +0100
sna: Add a couple of debug options to control use of BLT patterns
References: https://bugs.freedesktop.org/show_bug.cgi?id=53353
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22306144030b5d37df6d46321555bced6e33c50c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 19:45:09 2012 +0100
sna: Use the HAS_SEMAPHORES parameter when available
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 465ae1840a883c50d5a5aab7380b30527f00e17b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 12:23:25 2012 +0100
sna: Use a compile time constant for determine the zeroth bit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85192f00e345830541e3715e211b1f98154bbef4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 12:11:50 2012 +0100
sna: Ignore trailing bits when comparing lines inside the bitmap
References: https://bugs.freedesktop.org/show_bug.cgi?id=51422
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit edc1427f3dcddb73acdb5b5e03756ecb30cb3797
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 10:53:40 2012 +0100
sna/gen5: Add DBG for context switching
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fec78ddc60b1f03097b334672546c2c7ef21ab4f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 10:08:52 2012 +0100
sna: Add DBG option to disable discarding of glyph masks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0cd430082d219500729d20c4740440e58773892
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 10:07:06 2012 +0100
sna/gen5: Fix use of uninitialised rgba value for DBG
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9ad923f95c59cdf42363f95c7dd52188c0987296
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 8 09:59:50 2012 +0100
sna: Minor DBG for fallback glyphs and discarding the mask
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a0590d133ea6991e0939d1f170f9c10df6856a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 7 17:16:35 2012 +0100
sna: Check the composite extents against the clip
When computing the composite extents (as opposed to the composite
region) also check if the resultant box overlaps the destination clip
region (we know it already fits into the extents). This helps in cases
with small roi against clipped drawables, such as drawing text onto
expose events.
References: https://bugs.freedesktop.org/show_bug.cgi?id=51422
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5f5a10ef04a8c01b22da2284583851d84273dc2a
Author: Paulo Zanoni <paulo.r.zanoni@intel.com>
Date: Mon Aug 6 18:48:09 2012 -0300
Add Haswell PCI IDs
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d8f7f933bc2d30e529730521d5628c10df0361de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 5 17:18:54 2012 +0100
sna: Format markup to suppress compiler warning
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d0a259988f67f5c569c5d8000c010a7b662efd3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 15:54:19 2012 +0100
sna/gen6: Compile fix for DBG
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d917a276bff4e933590e78404526b929b6b3b497
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 18:05:03 2012 +0100
sna/gen4: Restore the w/a flush for fill/copy as well
So far, it looks like that the only one we can indeed drop is the
composite with mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d754bc3435889b5d19085588c9c888dc08f9522e
Author: Cyril Brulebois <kibi@debian.org>
Date: Mon Nov 7 23:29:29 2011 +0100
Fix build failure when passing --with-builderstring.
If --with-builderstring="foo" is passed to configure (and sna enabled):
CC sna_driver.lo
src/sna/sna_driver.c: In function 'sna_init_scrn':
src/sna/sna_driver.c:1023:7: error: token ""foo"" is not valid in preprocessor expressions
Fix the missing defined() around the BUILDER_DESCRIPTION variable.
Signed-off-by: Cyril Brulebois <kibi@debian.org>
commit 4bad76b4510d8cf4ccf3f64bcd13ebb80fae4d26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 14:28:41 2012 +0100
sna/dri: Don't force ring selection if we have semaphores
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb7b584ec9d0ea96175ba3a621699378c6724940
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 14:27:46 2012 +0100
sna/dri: Correct ring selection for a busy bo
Confused the RENDER ring with the BLT, limiting swap performance.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20e58077fe071fd03d44a97194aa163376dc46a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 11:21:10 2012 +0100
sna/gen6: Reduce ring switching for overlapping copy boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2345227663f443baa3c30bdf8b8c33827b7f4947
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 11:12:12 2012 +0100
sna/gen7: Use a temporary to avoid switching rings for overlapping copies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 61ec2999afd5dad22580e024421f13afe7c82f3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 10:33:05 2012 +0100
sna/gen4: Restore w/a flush for video
One flush removal too many, keep those fingers crossed that the others
do not make an unwanted return.
Reported-by: Roman Jarosz <kedgedev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=53119
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5833ef173a01afb710acf10e806b83c5ca6efc09
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 4 09:31:41 2012 +0100
2.20.3 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 036b90f099af21e60fb4c3684616daf1927f705e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 3 21:41:59 2012 +0100
sna/gen7: Correct number of texture coordinates used for video
Fixes regresion from
commit 33c028f8be829caa4fdb9416ff177dc71f24b68e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 01:17:50 2012 +0100
sna/gen6+: Reduce floats-per-vertex for spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 05dcc5f1699ba90fc14c50882e8d4be89bc4a4f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 3 15:08:45 2012 +0100
Pass the chipset info through driverPrivate rather than a global pointer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b3f4ca33a00440a7005fef69099f8dbaddbbad1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Aug 3 14:27:51 2012 +0100
Unexport intel_chipsets
Only used by the core module code, so make it static.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ff749727d3590368806508ac0d0fa8efd1d1d51
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 22:21:29 2012 +0100
sna/gen7: Add constant variations and hookup a basic GT descriptor for Haswell
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd028cad3dc9b059a3d83b818d581f86e16ec317
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 13:17:11 2012 +0100
sna: Limit the batch size on all gen7 variants
Seems the limit on the surface state size is common across the family
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4cd9ec9d404d934268952a1058afa07741b09efe
Author: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Date: Fri May 4 18:26:46 2012 +0200
uxa: fix 3DSTATE_PS to fill in number of samples for Haswell
The sample mask value must match what is set for 3DSTATE_SAMPLE_MASK,
through gen6_upload_invariant_states().
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
commit 412668464cf9505629eac20001701af3402dc6e8
Author: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Date: Fri May 4 17:55:10 2012 +0200
uxa: set "Shader Channel Select" fields in surface state for Haswell
For normal behaviour, each Shader Channel Select should be set to the
value indicating that same channel. i.e. Shader Channel Select Red is
set to SCS_RED, Shader Channel Select Green is set to SCS_GREEN, etc.
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
commit a47ba68996f117fabcb601d35bcc5f99cbcd6122
Author: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Date: Fri May 4 17:17:22 2012 +0200
uxa: fix max PS threads shift value for Haswell
The maximum number of threads is now a 9-bit value. Thus, one more bit
towards LSB was re-used. i.e. bit position is now 23 instead of 24 on
Ivy Bridge.
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
commit ce4421e175ceb9259208c7c223af8d66282c3db3
Author: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Date: Fri May 4 17:09:19 2012 +0200
uxa: use at least 64 URB entries for Haswell
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
commit 8c880aa34c522b0d67cbb932771f00c947d00dec
Author: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Date: Fri May 4 17:43:19 2012 +0200
uxa: add IS_HSW() macro to distinguish Haswell from Ivybridge
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
commit 0c0d1d956a8ba37d9e6f4a5e4f52018c8ce498e5
Author: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
Date: Fri Aug 3 12:03:00 2012 +0100
Introduce a chipset identifier for Haswell (Ivybridge successor)
Signed-off-by: Gwenole Beauchesne <gwenole.beauchesne@intel.com>
commit 146959dd5ef28384a3db4fce4bf7840f2b3ec58c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 23:43:15 2012 +0100
sna: Drop the clear flag as we discard the GPU damage
Hopefully only to keep the sanity checks happy...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7404e3085b2ee36fa24f77a02d156b4b1d2dff60
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 23:37:35 2012 +0100
sna: Ensure we only mark a clear for a fill on the GPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca46d1c7a18596ea9fe2b0577ccf1d110e3e42ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 20:20:29 2012 +0100
sna/gen7: Prefer the BLT for self-copies
Looking at the test results for a third time, gives the edge to the BLT
again.
commit e4a3cd3d16447b5d83d1c8c63c342f1240935267
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 17:37:33 2012 +0100
sna: Add validation of the clear flag to pixmap debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eaeda34bef711cc566f51dee092a19a3c4ac1a16
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 16:23:05 2012 +0100
sna: Fix computation of st values for SIMD8 dispatch
Fixes regression with enabling 8-pixels.
Reported-by: Mehran Kholdi <semekh.dev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=53044
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55231eca818c82620c0146384b19b5d5659f6cd6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 16:22:23 2012 +0100
sna/gen6: Install a fallback 16-pixel shader
In case the DBG options leave no shader compiled, make sure we always
supply one.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e79c1fef064ce68914eb644edd7f588be3d7300
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 15:58:43 2012 +0100
Revert "sna/gen7: Prefer the BLT for self-copies"
This reverts commit 89e75dbcb6749bde7587ecc08abed276c255e7f9.
Having removed the forced stall for a RENDER self-copy there is no
longer a need to encourage ring switching.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85cef78a40c6a7a0254f8fba685f224eac6038e1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 13:39:36 2012 +0100
sna/gen7: Simplify the force-stall detection
After reducing the number of conditions where we think we need to force
the stall on the results, we can then simplify the code to detect
that remaining case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9391a2c71f020541a2a62ae68eadd486216a38df
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 12:50:32 2012 +0100
sna/gen7: Only force a stall for a dirty target if also used as a blend source
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a4bb8663b9fa9b39d13bfb49aea30f2aaecce78
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 11:19:27 2012 +0100
sna/gen4: Flush not required between fill vertices, only nomaskcomposite
A small breakthrough... Still need to flush the primitive between state
changes though.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33c028f8be829caa4fdb9416ff177dc71f24b68e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 01:17:50 2012 +0100
sna/gen6+: Reduce floats-per-vertex for spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9b2873d3d97b6780d878bd9b821fba0302470f9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 1 00:01:15 2012 +0100
sna/gen4+: Implement an opacity shader
Avoid the cumbersome lookup through the alpha gradient texture and
simply multiply the incoming opacity value. The next step will be to
reduce the number of floats required per vertex.
Now that we have removed the primary user of the alpha solid cache, it
may be time to retire that as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd3a1236051265fab700aad689a171de47d7338f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 31 10:20:51 2012 +0100
sna/gen6: Enable 8 pixel dispatch
This gives a small performance increase when operating with rectangles,
which is reasonably frequent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8922b804bc9ed27957c81f7cda4812ab4ecbd4de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 31 10:20:51 2012 +0100
sna/gen7: Enable 8 pixel dispatch
This gives a small performance increase when operating with rectangles,
which is reasonably frequent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 492093d04b1486dd34aafe2f109a77ddeb836f18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 31 18:39:17 2012 +0100
sna: Generate shaders for SNB+ 8-pixel dispatch
Not ideal yet, sampling an alpha-only surface using SIMD8 only seems to
ever return 0...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a5ed88f9fab654c9c11c566b841d42150d26c5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 30 17:08:20 2012 +0100
sna/gen4: Tidy debugging code
Cluster the ifdefs together in the initialisation code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46ec9b0ed55d0fcade40f92206e59c02e402d870
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 31 17:41:34 2012 +0100
sna: Update DPMS mode on CRTC after forcing the outputs on
If we forcibly update the outputs to be on, then the core will not issue
its on DPMS event and we miss out on updating the CRTC bookkeeping in
sna_crtc_dpms(). So we need to update the flag on the CRTC as we
manipulate the outputs during modesetting.
References: https://bugs.freedesktop.org/show_bug.cgi?id=52142
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f166d26b8a93592939068c5a8d160981c724cfd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 31 11:58:24 2012 +0100
sna: Be more careful with damage reduction during CompositeRectangles
We actually need to force DAMAGE_ALL in case we are promoting the GPU
pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e6cb5d93eaa01e7f4763f797bba341f3cc481d98
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 30 11:14:58 2012 +0100
sna: Avoid overlapping gpu/cpu damage with IGNORE_CPU
We cannot simply ignore the presence of CPU damage with IGNORE_CPU but
must remember to discard it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9805ba98775bb1e969ff59c7044fe1a49673ca8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 18:19:37 2012 +0100
sna: Export sna_drawable_use_bo() to select target for FillRectangles
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 89e75dbcb6749bde7587ecc08abed276c255e7f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 15:36:44 2012 +0100
sna/gen7: Prefer the BLT for self-copies
If we are copying to ourselves, we have to regularly flush the render
cache at which point the RENDER pipeline is slower than the BLT
pipeline.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33d6afda6cec124494f49b74152768da8a3fbdb5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 09:51:16 2012 +0100
sna/gen7: Compile basic kernels at runtime
commit eba8d3b3e14a5a16cea6cb8a89f12d3feb8f3d99
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 09:51:16 2012 +0100
sna/gen6: Compile basic kernels at runtime
commit 8515ec90405912b3d776defcd6e81b1b5f699f1e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 09:51:16 2012 +0100
sna/gen5: Compile basic kernels at runtime
commit 00c08b1842c9493ca918a868202946b2e7150de0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 09:51:16 2012 +0100
sna/gen4: Compile basic kernels at runtime
commit 7c9dbc980b760e0053d83ca2d7cb147613285680
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 09:50:39 2012 +0100
sna: Assemble SF and WM kernels using brw
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ebafa0493c0fa08ab9d80eeb1191b7560dc0863
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 21 19:06:07 2011 +0100
sna: Add the brw assembler
In order to construct programs on the fly to cater for the combinatorial
number of possible shaders, we need an assembler, whilst also taking the
opportunity to remove some of the inefficiencies and mistakes from the
current shaders.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca9d9c02a260bf7930e04bf64e93cc051893c04e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 28 23:08:07 2012 +0100
sna: Prefer not to create a GPU bo without RENDER acceleration
Unless that bo happens to be used on a render chain to the scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eefbe5b6038424566faf7333bb09764b050dd6b4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 30 10:56:29 2012 +0100
sna: Debug option to test migration of inactive pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3499cacb59f19b5a3439a630ffbc3e105a27b75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 23:00:15 2012 +0100
sna: Assert that we never attempt to submit a batch whilst wedged
We should be asserting at the point that we insert the invalid operation
into the batch, but asserting upon submitting the batch is a useful
failsafe.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cb4d789f98e6e05ec29e5242887018c7450ddf10
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 22:55:44 2012 +0100
sna: Disable the warning for a hung GPU is we manually set wedged
Only warn about a hung GPU if we encounter an EIO during operation, but
don't warn if we set wedged during initialisation based on unsupported
hw or user request.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0fd680ff52f7ce0a101c617dfb8997c4e228e3ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 29 22:51:26 2012 +0100
Don't disable acceleration on 830/845g by default
Run the risk of a GPU hang (it shouldn't endanger the entire machine
normally) and let the user elect to disable it through
Option "NoAccel" "true"
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3d45f0affe263985f440e144203ed7cbb3803696
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 28 18:21:08 2012 +0100
sna: Honour the Option "DRI"
References: https://bugs.freedesktop.org/show_bug.cgi?id=52624
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb385745a2347f8966765567e78229d67ddc8d60
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 27 13:24:04 2012 +0100
sna/gen4: Move the common vertex_offset==0 check into the flush()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 73ddd8b0decee444a57f10a11f05deebba686649
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 27 12:43:00 2012 +0100
sna/gen4: Further refinement to the GT allocation
Still hunting for why gen4 fails utterly.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 717823a9f77cfedc50e03c5c31c1da44a396b561
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Fri Jul 27 18:12:26 2012 +0800
uxa/dri (glamor): Use exchange buffer in glamor fixup.
The previous implementation is to create a new textured
pixmap based on the newly created pixmap's buffer object.
This is not efficient, as we already created it when we
call CreatePixmap. We can just exchange the underlying
texture/image buffers by calling intel_glamor_exchange_buffers().
And this commit seems also fix a weird rendering problem
when working with compiz/mutter.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a8ee1406244d8b8399bf933d6b61bfd14374b5f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 27 09:07:16 2012 +0100
2.20.2 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bef73cd9279be3438e467981db39c67bc13104f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 21:54:33 2012 +0100
sna/dri: Select the engine before emitting the wait
So that if we have a flexible WAIT_FOR_EVENT that can go on either
pipeline, we can choose our preferred pipeline for DRI.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ced4f1ddcf30b518e1760c7aa4a5ed4f934b9f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 10:50:31 2012 +0100
Reduce maximum thread count for IVB GT1 to avoid spontaneous combustion
Somewhere along the way it seems that IVB GT1 was reduced to only allow
a maximum of 48 threads, as revealed in the lastest bspecs.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52473
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f8f8759111f791ee99adfd87296443fb0e6acad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 17:39:34 2012 +0100
sna/gen4: Tweak heuristics for render/blt usage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9dd1401615f0ed9492a0c0f547fb37150e013d1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 16:31:16 2012 +0100
sna/gen4: Bump thread counts
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f3fdef98c1ab2fa27439c3be9810b7a934017ce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 15:39:05 2012 +0100
sna/gen7: IVB requires a complete pipeline stall when changing blend modes
Similar to how SandyBridge behaves, I had hoped that with IvyBridge they
would have made the pipelined operation actually pipelined, but alas.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52473
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0938b3df8c25178c8ea0012e1ead1061d03a4e7c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 15:21:59 2012 +0100
sna/dri: Add an explanatory assertion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c621183466aa55a5938027b702069e792df2272d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 15:18:56 2012 +0100
sna/dri: Tidy fallback/normal CopyRegion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 52d2491a1bafb979d79bb970027c55788f199acb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 15:19:14 2012 +0100
sna/video: Protect against attempting to use TexturedVideo whilst wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c0e3bbb0c301d0fa4652aa38edd84a9fd6b555e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 14:58:04 2012 +0100
sna: Force the damage on the DRI pixmap to be flushed to the GPU
Otherwise nothing will happen if we consider ourselves wedged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f50d7b03b5d0b81b24f0acb4ae555545bbdaa179
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 14:47:44 2012 +0100
sna: Only recommend not to create bo for a pixmap whilst wedged
This allows us to continue to map a GPU bo and operate inplace if we are
force to create a GPU bo for a compositor.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49403ddd1bd9a23e1b32a10e7d0757ae2897a579
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 14:44:14 2012 +0100
sna/dri: Mark a flush required for any new DRI already on exec/dirty lists
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit efe3c8ff48738f2a274e1d4514d32499fc4aadbc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 14:43:33 2012 +0100
sna: Allow DRI to force allocation of a GPU bo and backing pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2069384f9f06d3ef9dbb0c3f2c64cac4b24e10fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 14:15:45 2012 +0100
sna/dri: Implement fallback handling for CopyRegion whilst wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b18143de47e060b67a46d9c68590a2d35df9fca6
Author: Paul Menzel <paulepanter@users.sourceforge.net>
Date: Thu Jul 26 12:51:57 2012 +0200
NEWS: Correct release version: s/2.12.0/2.20.0/
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c262d02fb5defe9100df54cf83cc00e11e335745
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 01:12:11 2012 +0100
Limit PCI matching to VGA devices
Fixes X -configure
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad6355311b8b80777bc0fec95f6bf6cd1b4969d9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 01:02:53 2012 +0100
sna: Compile against xorg-1.10
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b6c7c490d76c683b7b5c89d20f902603b85bd3bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 26 00:48:59 2012 +0100
sna: Check for a NULL scanout after DPMS off with shadow enabled
We may mark the scanout as detached when all outputs are turned off (for
example during rotation) and so in the subsequent block handler we need
to be careful in case we are handling a detached shadow.
Reported-by: chr.ohm@gmx.net
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52514
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4acc01bb09f68edbad4c6cc7e04c271c92661c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 22:43:32 2012 +0100
sna: Restore inplace upload for DRI compositors
With a DRI compositor we have to flush the output after every request,
which leads to major inefficiencies. This can be mitigated slightly if
we know we will have to upload shortly, which we track using the pixmap
flush flag.
In particular PutImage is meant to upload inplace to an active DRI
buffer, however this was accidentally dropped in
commit a253c95ec63b2b075e66ae7380fed6a73469eba5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 15 13:32:35 2012 +0100
sna: Prefer uploads to be staged in snoopable bo
Performace of putimage500 on ivb i7-3720qm:
bare: 4610
gnome-shell: 3000
patched: 3390
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c969a05ef815b261e157fe8d1172aebfd7f5841
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 20:28:41 2012 +0100
sna/gen7: Move the PS thread count definition into the constant struct
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 901bb618215d65747eb0a8d481c77c1201f69362
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 20:13:15 2012 +0100
sna/gen7: Remove duplicated constants
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c5077e4ed055a97bf9deda59c0e9a45e42317ca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 16:59:11 2012 +0100
Assume all unknown chipsets are future gen
I think the likelihood of a new product being launched based on a 8xx
design is remote enough not to worry about.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 954d9c6aca792098cb16a46b4ec8d5fc104b15a9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 15:41:29 2012 +0100
sna: Initialise single-shot tile offsets before use
As noted by the compiler amidst all the noise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 484b072072c8297a87940c9e32097923f0a77c8f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 12:22:47 2012 +0100
sna: Add 'gmux_backlight' to list of known devices for backwards compatability
Reported-by: Austin Lund <austin.lund@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=52423
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ab6d7a50d37cf4454577cb8c333d4b8683aa054
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 12:20:36 2012 +0100
sna: Prefer platform backlight devices over firmware
This is in contrast to libbacklight but closer to our original code as
we prefer a known custom backlight controller over the ACPI interfaces.
As only the ACPI interfaces are marked as firmware, and the custom
backlight controllers as platform, we therefore need to prefer platform
backlight devices.
Reported-by: Austin Lund <austin.lund@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=52423
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b6d82ab07661aba98963f239f9501b50c3910962
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 10:40:07 2012 +0100
sna: Reduce ping-pong for Composite with render disabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit de707b7dc853a3b315ead9789d5ca541412c99bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 25 09:05:46 2012 +0100
uxa: Add Apple's gmux to the list of known preferred backlights
Reported-by: Austin Lund <austin.lund@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52423
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3d254e4010d0753f433cfe62c6a7546b02482847
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 23:45:33 2012 +0100
sna: Use SETUP_BLT to reduce overheads for tiled BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ed44149eaa27b9632ec83a776f3ee67b0eec7b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 23:45:33 2012 +0100
sna: Use SETUP_BLT to reduce overheads for stippled BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c1785aaca2c9347114d28f114ee59ef8206d829b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 23:00:25 2012 +0100
sna: Remove a surplus function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 554fce8a65b2518cae032f1eadf58830559299c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 22:59:16 2012 +0100
uxa: Pass the correct parameters to intel_detect_chipset()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 40d90dfd8674c255a45b46bbdc09d497af5b3f50
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 21:55:46 2012 +0100
intel: Refactor the common chipset detection/override
Reduce the duplicate messages for which type of chip we by
amalgamating the common code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3f6c48d18c316899c71b6fc34971039c6f9e5f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 14:43:23 2012 +0100
sna: Refactor PutImage to avoid calling drawable_gc_flags() too early
drawable_gc_flags() asserts that the gc has been moved to the CPU prior
to its calls so that it can read the reduced raster operation.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1af26ea4228a9d7768b475b4f9164d2c7620d4fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 14:39:44 2012 +0100
sna: Flesh out tiled operations using the BLT
Before enabling the RENDER pipeline for this operation, let's just see
what is required to fully use the BLT pipeline as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ac182a006732525a921a9c539e5ebfb537ad3b52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 23 11:05:05 2012 +0100
sna: Hold a reference to the full stipple pattern for repeated tiles
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83f683b47063eab8cfb5037d02133dd977c3fc25
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 22 23:20:23 2012 +0100
2.20.1 release
A good brown paper bag bug release for SNA.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9402bdcc13f7e96dfe527ff4a3da8d13a7870a02
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 22 22:14:52 2012 +0100
sna/glyphs: Also discard the glyph mask for bitmaps with an opaque source
Though I expect all such glyphs to be caught by the non-overlapping
checks...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b315e0ebb75d8391ebef7ebe53741a5e33c968bb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 22 20:07:38 2012 +0100
sna: Tweak the fallback hints for XYPixmap PutImage
As the fallback uses a multiple-pass algorithm updating one plane at a
time, we wish to prepare the fallback surface for reads.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8acaf2693e176a92993a498683f121cfe0343fd4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 22 12:28:34 2012 +0100
sna: Promote tiled operations to the GPU if the tile is already on the GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7d4a3e371beea65bf66e54ae13789d6d5ca91f8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 22 11:19:13 2012 +0100
sna: Use an upload buffer for large stipples
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 40e0cf32a25e43e16184b2af87a1e1abeb8e4052
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 19:43:23 2012 +0100
sna/dri: We fail at predicting the flip frame
Simply report the values from the kernel, and transfer the blame...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c6e316eeba3008b351f2cd63829154f4672c5417
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 18:18:32 2012 +0100
sna: Adjust hints to prefer rendering convex polygon with the GPU
Keep the general polygons as only using the GPU if necessary, until the
cost of the routines is analysed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f1e7248cb353d634f27d297059911168ce1a0762
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 16:08:31 2012 +0100
sna: Expand the heuristic for predicting when to use CPU bo for readback
For tiny transfers, the cost of setting up the GPU operation outweighs
the actual savings through increased throughput. So we try to guess when
it will be preferrable to simply read from the GPU bo directly.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06db69c2c7023f702f9773be90144fdf7a1159e4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 15:28:10 2012 +0100
sna: Update assertion for cached io buffers
As kgem_buffers may be reused and repurposed through the snoop cache it
is no longer true that only proxies will have the io flag set.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d715e1e01437049e167462281d51b5e214594361
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 15:04:31 2012 +0100
sna: Also discard the last-was-cpu flag when overwriting cpu damage
We interpret a FillRect that erradicates the existing damage as a
clear-event and an opportunity to see if it is worth migrating the
render commands to the GPU. This is undermined if we leave the
'prefer-cpu' flag intact.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e95825d17ce65ad8173a5e6518a98969e236a4f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 14:38:17 2012 +0100
sna: Enable snooping on the reused linear buffer
This explains why suddenly I was seeing clflush again on a couple of
machines...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5e6b5874f334b9124a17f017c6eb175cf88f115
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 14:26:52 2012 +0100
sna: Fix the reversed not SHM assertion
Should be double checking that we are not about to free a CPU bo pinned
to a SHM pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f36b656ab2bc16ec8849cadb0afb574bb742c3a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 13:18:40 2012 +0100
sna: Avoid marking io/snoop buffers as unreusable unnecessarily
As they are kept in special caches, we can reserve the unreusable flags
for exceptional buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 37dfdb0e9e86effc3ca8b590c98aa2382e8f0cea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 13:01:09 2012 +0100
sna: Correct assertion for __kgem_bo_size()
Only proxies are measured in bytes not pages.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83ad661bc73e9d0094b669c5203e25afc3937bb7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 12:51:41 2012 +0100
sna: Change the vmap interface name to userptr
This is in common with the other drivers and avoids the conflict with
'vmalloc/vmap' used by the kernel for allocation of contiguous virtual
mappings.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8dcccd308222bcf1b96f2ee15842b4558ea5f29e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 12:47:21 2012 +0100
sna: s/vmap/snoop/ since we use the flag more generically
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6acc9e6a6e1de2a11597c810e02f793774cef2dd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 21 12:07:46 2012 +0100
sna: Fix role reversal of __kgem_bo_size() and kgem_bo_size()!
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 286b0e1a48cab85191dfbb112c8dd14aeaa70956
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 16:04:37 2012 +0100
sna: Refresh experimental userptr vmap support
Bring the code uptodate with both kernel interface changes and internal
adjustments following the creation of CPU buffers with set-cacheing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 93c794eb3f80bef64f1619986a7c950229dc7a47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 20:34:53 2012 +0100
sna: Micro-optimise copying boxes with the blitter
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a0d95a9c2d3a27eafbe459e2aefe772c006e596f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 20:34:23 2012 +0100
sna: Only update a buffer when it becomes dirty
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c52d265b83b033fb2a275fcc9a8a8d146e3afdf6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 19:38:38 2012 +0100
sna: Tweak CPU bo promotion rules for CopyArea
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f92a64dd9162731210b14368b6ee408356d7fefc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 15:54:35 2012 +0100
sna: Only set the vmap flag after we make the bo snoopable
Otherwise if we fail then we incorrectly add the handle to the vmap
cache.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b4cf24f1403bf3d929cc0725de66b3d0e08ebaf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 14:46:32 2012 +0100
sna: Also check whether the first upload box can use the BLT
No point checking boxes 1..n if box 0 is the troublemaker!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df14b285be44f0c40a718bb8ae09a9558b1eb2c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 14:35:28 2012 +0100
sna/gen6: Prefer the more flexible render ring for large surfaces
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 578ff11c3753ede2c81afc47302991e3d3b316f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 14:24:06 2012 +0100
sna: Just use composite.box() when we only have one box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb7987fc0b51cf3b83dcf78bcefe65ec3af32ccf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 13:12:27 2012 +0100
sna/dri: Cleanup ring selection for SNB+ CopyRegion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b56588fbaa2c4ccdfb2f2a8f5656d2cda9dacd7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 10:19:25 2012 +0100
sna: Update WIP userptr example usage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 473a1dfb683ed576d86b37aba36aaa0e379f4606
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 09:56:13 2012 +0100
sna: Rename kgem_partial_bo to kgem_buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e6e8a2fa8adda9ae9be8a88fbb14851e9d2df2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 20 09:51:46 2012 +0100
sna: Allow the snoopable upload buffer to take pages from the CPU vma cache
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 979035bb9ce04db5fe30efa4f6daab0a40f6af57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 20:06:28 2012 +0100
sna: Remove topmost unused 'flush' attribute
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b83011909aaf185f05fc2df743882c2410eff46d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 19:51:46 2012 +0100
sna: Replace 'sync' flag with equivalent 'flush'
The only difference is in semantics. Currently 'sync' was only used on
CPU buffers for shared memory segments with 2D clients, and 'flush' on GPU
buffers shared with DRI clients.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 88bee3caeaacbbb1b4d789ea3db9a3802a62b59d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 19:40:34 2012 +0100
sna: Remove unused scanout-is-dirty? flag
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f60f89588caa70e7d8ed53ba453bbe8c2094a95
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 16:58:34 2012 +0100
sna/gen6: Bump the WM thread count to 80
Note that we should only do this when "WiZ Hashing" is disabled. So we
should be checking the GT_MODE register (bring on i915_read!) to be sure
that is safe to do so. However, it gives a big boost to performance of
render copies... It also causes perf benchmarks to hit thermal limits
much quicker.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc39d4b5cb105d269c5349e479daf112f5d93580
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 16:25:54 2012 +0100
sna/gen6: Add a simple DBG option to limit usage of either BLT/RENDER
We can force the code to either select only BLT or RENDER operations -
for those that we have a choice for at least!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15d3eea7004822e5cbd48d676692e1b6a2b26d3e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 16:22:20 2012 +0100
sna: Handle mixed bo/buffers in assertions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e4fce3b7801038e4f64d848a0995f4b441b4d2aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 10:50:09 2012 +0100
sna/gen4: Hookup composite spans
Due to the unresolved flushing bug it is no faster (so only enable when
we definitely can't do the operation inplace), however it does eliminate
a chunk of CPU overhead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5f138176bf15682324d2e8cfa9fac3e49604bf8f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 10:32:33 2012 +0100
sna: Tweak order of screen re-initialisation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9bd0f8f3e7783d7a6bab707fc08ec96830cd5809
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 09:40:07 2012 +0100
i810: Correct the double negative and enable XAA when available
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d145d0e1459f578eea621e6944814642e5dd431f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 09:23:10 2012 +0100
i810: Handle initialisation without the XAA module present at runtime
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7a3b98e05b706548527e73b2008600391c601a62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 19 08:42:05 2012 +0100
sna: Re-register the SHM funcs every server generation
As the SHM layer hooks into the CloseScreen chain to free its privates,
we then need to call the registration function again on the next
generation to ensure that the private is reallocated before use.
Reported-by: Pawel Sikora <pluto@agmk.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52255
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4bcab83bbddf8a698aa83f5038f9ab019a404bd5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 22:19:45 2012 +0100
i810: DRI is not dependent upon XAA
The blit routines is uses are independent of the XAA driver interface
and can be used separately.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 558c8251299b786cab1ac83dbd35f077224b5950
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 22:00:30 2012 +0100
sna/gen4+: Drop unsupported source formats
Once again I've confused existence of the enum with the ability of the
sampler to read that format.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f3b3098c9f870d303a9de2b9c0db119eff5a865
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 21:39:47 2012 +0100
sna/dri: Allow DRI2 to be loaded even if we are wedged
Just because the GPU is spitting EIO at us does not necessarily imply
that a DRI client will also suffer. Spit out a warning for later bug
reporting and let them find out for themselves!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15b7191fd363e9e6083844a218e25419695d55f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 12:59:41 2012 +0100
sna/gen6: Micro-optimise render copy emission
Backport of the changes made for IVB.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4eea9ac0035dd72f3c637adc39eeaeda46472e9e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 12:59:41 2012 +0100
sna/gen7: Micro-optimise render copy emission
The goal is bring the overhead down to that of using the blitter. Tricky
given the number of steps to using the 3D pipeline compared to the
BLT...
A stretch goal would be to make IVB GPU bound for -copywinpix10!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 267429bbb146449ee4d3b88fa8e23c5b1d53470a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 19:24:44 2012 +0100
sna: Enable runtime detection of set-cacheing ioctl
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c0b3674d042ff55d64ad1fd0d64926e1967be323
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 20:48:27 2012 +0100
sna/trapezoids: Only reduce bounded operators to a single pass
Only for a few operators can we replace the opacity mask by
premultiplying into the source.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bb0303677c38076db14dfbceec3636197a971e8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 10:40:50 2012 +0100
sna/trapezoids: Use pixman from within the spans to reduce two-pass operations
Reduce the two pass CompositeTrapezoids if we can perform the operation
inplace by calling pixman_image_composite from the span. This step
enables this for xrgb32.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bee1a14618797b3d3a1c1a20eb72644fa907c048
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 09:38:32 2012 +0100
sna: Fix processing of the last fallback box
The evil typo caused us to misalign the clip boxes and run over a
garbage array on 64-bit builds.
Reported-by: Edward Sheldrake <ejsheldrake@gmail.com>
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52163
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 88cb1968b6dbf3edfa885da9503e91124af46007
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 09:38:03 2012 +0100
sna: Add more DBG for fallback processing
Hunting the lost box...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 36f2e46619598e9bca4fe1207aa2f157bfa1ecf4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 00:45:54 2012 +0100
sna: Reuse the snoopable cache more frequently for upload buffers
Now that we are keeping a small cache of snoopable buffers, experiment
with using them for uploads more frequently.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 73f07abbd2d78418e5a66262f293b5ed80b7ccb4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 18 00:19:49 2012 +0100
sna: Maintain a short-lived cache of snoopable CPU bo for older gen
Once again, we find that frequent buffer creation and manipulation of the
GTT is a painful experience leading to noticeable and frequent application
stalls. So mitigate the need for fresh pages by keeping a small stash of
recently freed and inactive bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 77520641a332a622c0b5378bd254ed5cb46a5f0a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 22:09:33 2012 +0100
i810: Replace XAAGet.*ROP() with local tables
The XAAGetPatternROP() and XAAGetCopyROP() functions were removed along
with the rest of XAA so we need to implement those tables locally.
Reported-by: Knut Petersen <Knut_Petersen@t-online.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit caef63e0268e59e439b030a9a338e81d5cf8e311
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 21:22:57 2012 +0100
i810: Split xaa routines from common acceleration methods
Some of the routines in i810_accel.c are specific to XAA whilst others
are used elsewhere, for example in i810_dri.c. Therefore we have to be
selective over which ones we compile out without xaa.
Reported-by: Knut Petersen <Knut_Petersen@t-online.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 53ff19f45a3cc4863845c23e8d3c2c2b95e03fd9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 19:40:16 2012 +0100
sna: Allow wedged CopyPlane to operate inplace on the destination
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d4fa4d5494db45b227c9ae7f7a90cd5dfd940027
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 19:29:32 2012 +0100
sna: Allow inplace copies for wedged CopyArea
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 217eeadf81a8cbb43e495e1e937acdd95c703377
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 19:35:06 2012 +0100
sna: Allow operation inplace to scanout whilst wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 40ff29480a0dbf458adf1a1b0d3275ad1361530e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 18:38:49 2012 +0100
sna: Tweak fast blt path
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fce69c79c4840e7863d7c382da0d22be90a9f19a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 18:28:24 2012 +0100
sna: prefer fbBlt over pixman_blt
It is currently much better optimised through memcpy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c29f96d50839388377ad57c6366f9bc7ad8b9d0a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 13:02:51 2012 +0100
sna/gen7: Bump the number of pixel shader threads for IVB GT2
Spotted-by: Kilarski, Bernard R" <bernard.r.kilarski@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 799bae9e8ff53fb1b5c74f3278d530a58d66de9a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 17:07:10 2012 +0100
sna/dri: Do not allow an exchange to take place on invalid buffers
If the SwapBuffers is called after we have resized a Window but before
the client has processed the Invalidate notification, then the
SwapBuffers will be referring to a pair of stale buffers. As the buffers
are no longer attached to the Pixmap, we can not simply exchange them.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 067aeaddb8047f01ae3a20b26ba0acf5ba2d035f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 15:33:19 2012 +0100
sna: Rebalance choice of GPU vs CPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ebeea3f5c71959773478de44b08a967fe5acc8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 15:10:43 2012 +0100
sna: Avoid the CPU bo readback for render paths
As we exclude using the CPU bo if there is overlapping GPU damage, we
can forgo the call to keep the transfer the damage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ed8c729ed02705fd03be1ab22a94b5aae13567c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 11:21:30 2012 +0100
sna: Catch the short-circuit path for clearing clear on move-to-gpu as well
I thought the short-circuit path was only taken when already clear, I
was wrong.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 359b9cc82de13b0ac89692896ac6104ff3be308b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 10:26:27 2012 +0100
sna: Limit the use of snoopable buffers to read/write uploads
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f21dba6ee505217d63edd84611622e05aeb4593
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 09:26:46 2012 +0100
sna: Only drop the clear flag when writing to the GPU pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fbfbbee8288aba1e4754fd2dbc02e71f5e118cda
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 09:20:21 2012 +0100
sna: Fix glyph DBG to include clip extents and actual glyph origin
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f0ed0ca234a4bed986824845ff70e8554c0e579f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 17 08:35:20 2012 +0100
sna: Promote an undamaged pixmap to use the full GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f79e877fb6602bd0f9dd14ac9c3511f3b7044fb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 21:18:24 2012 +0100
sna: Share the pixmap migration decision with the BLT composite routines
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d141a2d59007866c9eaad020c744be446e70c346
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 23:20:58 2012 +0100
sna: Disable snoopable bo for gen4
Further inspection reveals that whilst it may not hang the GPU, the
results are not pleasant or complete.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 107feed2a4ca044313c70f83a62909187ff1f905
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 18:58:30 2012 +0100
sna: Disable snoopable uplaod buffers for gen4
The sampler really does not like using snoopable buffers...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 818c21165c746b7b410a6e6e23b1675d88db685d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 16:28:00 2012 +0100
sna: Fixup pixmap validation for sna_copy_area()
Remember to offset the box by the drawable deltas in order to
compensate for compositing.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=52142
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 623d84bed7c47ac39348775ce35eec54196f6dac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 16:07:37 2012 +0100
Wrap defines to avoid redefinition warnings
Currently this only catches out ARRAY_SIZE, but wrap the other common
defines for consistency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 907a2a7c97514d3f7610648ed87c7042a857f786
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 14:47:03 2012 +0100
sna/trapezoids: Fix inplace unaligned fills (on gen4)
Reported-by: Sergio Callegari <sergio.callegari@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=52150
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6ce2f40249231f57cf464361ea5329cee1932ccf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 14:46:39 2012 +0100
sna/trapezoids: Add some DBG to unaligned fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2721214868685123c973970a8ce0d93346ae0ee2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 13:52:39 2012 +0100
sna: Move the disabling of CPU bo for gen4 to the render unit
They appear to work fine with the BLT and only seem to cause issues when
used with the sammpler. So enable them for accelerated uploads and
downloads.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0777b146bf1a63c99e4d4af141e676a47b1f2dc9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 13:11:07 2012 +0100
sna: Use set-cache-level to allocate snoopable upload buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33443f7ee48fa54b6f4d09c93cddac0e32314b9c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 12:51:54 2012 +0100
sna: Add a couple of DBG options to control accelerated up/downloads
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 924060293826a1cc0d9d7bc26e913e46c6b2d054
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 12:03:47 2012 +0100
sna: Discard and recreate the CPU buffer when busy during move-to-cpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7024ef771ff170e61e788b5216c86b46e0f8ae6a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 12:15:54 2012 +0100
sna: Add a few DBG to show when CPU bos are being used for xfer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c564414157e27417f0de1c0542dafd9b47e01eda
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 09:34:30 2012 +0100
sna: Disable the scanout flush when switch off via DPMS
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 536e7ab756d6821db79e4cd79a250af1c0f7d5a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 16 12:16:26 2012 +0100
intel: Don't use stdbool without declaring it
Reported-by: Fabio Pedretti <fabio.ped@libero.it>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c32be15b06ad63c1fc1371de879f2d879080f6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 5 19:26:48 2012 +0100
uxa: Remove Shadow hack
This was an incomplete hack so deprecate in favour of Shadow-on-Steriods,
SNA.
References: https://bugs.freedesktop.org/show_bug.cgi?id=47324
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a18a0936eafc45ab920ab0eecf2fc2a601c41a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 15 20:26:00 2012 +0100
configure: version bump for 2.20.0 release
The day SNA hits mainstream...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fa059330decd1437eef4928d732ec91fd4e17e7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 15 14:04:48 2012 +0100
sna: Avoid creating a CPU bo for uploads if we already have a large GPU bo
And vice-versa if already have a large CPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a253c95ec63b2b075e66ae7380fed6a73469eba5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 15 13:32:35 2012 +0100
sna: Prefer uploads to be staged in snoopable bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ef6d94a8444927941db108811e1a26357dc3f18e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 15 11:46:53 2012 +0100
sna: Simply reverse all the boxes if dx <= 0 and dy <= 0
In this fairly common case, avoid both the double pass and use a simpler
algorithm as we can simply reverse the order of the boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6601a943ff968ac39ba198351c50dc883cb4232e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 15 11:39:56 2012 +0100
sna: Keep track of the base pointer for the reordered boxes
So that we avoid freeing an invalid pointer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ef34d5cf415ad7459ab44b0ec2e70b14150735fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 23:25:17 2012 +0100
sna: Make sure we check for a busy CPU bo before declaring is-cpu
Even if the pixmap is entirely damaged on the CPU, we still may be in
the process of transferring it and so cause an unwanted stall.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e397e4a1dc23ed07089c967612d705584f3b376
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 21:35:23 2012 +0100
sna/glyphs: Perform the fallback mask reduce before moving the glyph pointers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit db1ee13a53b0c1348b7566ee60ee1b7b384ef59a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 21:26:01 2012 +0100
sna/gen7: Check for gradient allocation failure within spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86479e97460da798a3804cbb4ae39e62de881af1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 21:24:04 2012 +0100
sna/gen7: Uses EXTEND_PAD for its alpha-gradient with spans
Fixes regression from 2b94f9a043.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f17037275c05198c3c3f456964fd42032f9085b6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 20:11:17 2012 +0100
sna: Reorder overlapping boxes for CopyArea/Window
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86e09d14bd00344d378b86a19ebb44f7d946926c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 17:51:31 2012 +0100
sna: Tidy sna_copy_boxes
So there appears to be a bug hidden here. But only when we scroll
upwards in a GTK+ application. Hmm.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 924f596463555db27214fd8227218c2e21ecddc8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 19:03:08 2012 +0100
sna: Avoid BLT to snoopable bo on older gen
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 44e226b1d9fca8cb95b0864adf8708b03ee8472c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 18:36:29 2012 +0100
sna/glyphs: A repeat of the earlier typo for pixman glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 797ebf937fcfcc87502727c70e6b52f89fecc799
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 16:58:18 2012 +0100
sna/glyphs: Fix typo and render glyphs to the small mask
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b94f9a043372ffede01339eea99377a71169fbc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 16:38:21 2012 +0100
sna/gen7: Preselect sampler
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 50d61c38bdb720c17ba5bfcaf97032338e466d9b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 16:07:32 2012 +0100
sna/gen4: Fix typo introduced in checking dst format
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc91b1f157f9e6e4097e662e2890574e530344ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 15:48:50 2012 +0100
sna/gen7: Only emit the render flushes between operations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d30dc59651f156e9d4572141e2c54af89d007a37
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 15:42:19 2012 +0100
sna/gen7: Only fallback to BLT for a redirected target
As we can always use a partial surface for the source.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f05b0c03b1fdab474b436431c430028fca1937e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 15:03:32 2012 +0100
sna/gen4+: Fix up card/dest format confusion in previous commit
That would have been much more successful had I not supplied the wrong
opaque formats to the sampler.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fffbc34e4621898eee9b80bf8b6b3699bcade52a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 14:54:27 2012 +0100
sna/gen4+: Translate to card format using a switch
GCC produces faster code than a walk over the format tables.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95fdd9af5c8a8360d02debc400e75869c36f05ca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 13:05:27 2012 +0100
sna: Enable pixman_glyphs if available
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f764ee4c50567cfb831495d42cb6c2bb94055ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 12:29:47 2012 +0100
sna/dri: Presume an unknown chipset will want i965_dri.so
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 39845280b5a9d0ed60c6a158c3d0df9fb8756d40
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 12:14:28 2012 +0100
sna: Allow BLT support on future unknown hardware
Assume that if the kernel recognises the chipset and declares it has a
BLT, we can use it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b260ca44b3aaba2c8cd25640ad7ac9ca6478b0f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 09:59:07 2012 +0100
Drop some unused includes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f517bdb12b909ef9d0897166bdabc537551a065b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 14 08:56:21 2012 +0100
sna: Do not perform batch compaction on old kernels
As they will reject the delta pointing outside of the target batch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce69a1e8686889f1eebb4cb3a39c41f473e58b93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 13 23:25:02 2012 +0100
sna: Add some DBG for selecting glyph path
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b68b2d90915f7a97e43a39e3117927544886fba0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 13 23:24:32 2012 +0100
sna: Add some DBG for short-circuiting choice of source bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad4786b285074b5bd70b3ad0bea6ec1b77ad6740
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 13 22:24:51 2012 +0100
sna: Aim for consistency and use stdbool except for core X APIs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a05c3547bba52288bae872ea672ffe2f4dab2ffa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 13 15:06:15 2012 +0100
sna/gen4: Simplify comparing the pipeline-pointers against the previous
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea9ec18505645dfec85ab96bbbbbc1793830c737
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 13 11:39:01 2012 +0100
sna: Split CloseScreen into two phases
In order to get the ordering correct we need to free the xf86_cursors
before calling the miPointerCloseScreen. This requires us to insert a
hook at the top of the CloseScreen chain. However we still require the
final CloseScreen hook in order to do the fundamental clean up, hence
split the CloseScreen callback into two phases.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0f03f7b4359fcbcde651bc1554ddff4fe10bc53b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 13 10:35:27 2012 +0100
sna: Only try to enable DRI2 if the module is available at runtime
Blatantly cribbed from Michel Danzer's patch for ati...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b5d6a57f12025aef9850c7d9baa6905f776be971
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 22:16:27 2012 +0100
Enable compilation of SNA by default
But only if we meet the required versions of Xorg and leave UXA as the
default AccelMethod for the time being.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c2975ab2943478b3a246b5fb231f9f3df2d8475
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 22:14:39 2012 +0100
Fix the reporting of whether SNA is configured
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd15ce65ab8ce5cf571e37daa7db1ee245616cd4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 20:32:14 2012 +0100
sna: Fix build without DRI2
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22be9988b933f33fc5247a9abc3b00a7f2e4a202
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 19:49:34 2012 +0100
sna: Check for failure to initialize the sprite pointers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32e7f4ee64867779b2def6fcd882708d7b0e2cf5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 19:39:10 2012 +0100
sna/glyphs: Fix array allocation for list_extents
Originally I intended to skip assigning the box on the last list.
However, loop simplicity failed and now we run the risk of writing
beyond the end of stack_extents, and overwriting the list_extents
pointer.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0477b5fb6f040f3bad86bb314a24df1bcd660aed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 19:37:02 2012 +0100
sna/glyphs: Apply mask reduction along fallback paths as well
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16aaa51b5d326f44974489f5b29716c7ff5ab48e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 15:26:54 2012 +0100
sna: Rearrange the tests for dropping the glyph mask
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 600746f923b046187a66b60b5e5d2b187475730e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 12 14:16:31 2012 +0100
i810: Remove vestigial reference to xaa.h
i810_hwmc.c can pull it in via i810.h like everybody else. As for
xaalocal.h, I have no idea what that is... Both appear to be cut'n'paste
includes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1d9ab2e7101167075112a472ee82530dc0365183
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Thu Jul 12 18:47:50 2012 +0800
uxa/dri: Fix a buffer leak on pageflipping when enabling glamor.
We need to put current front_buffer to back buffer thus we
don't need to create a new back buffer next time. This behaviou
should be the same with or without glamor. Previous code
incorrectly discard the previous front_buffer and cause a
big buffer leak problem.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fa89e0614563cbe0cc45e6d7e7584cb333244c27
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Thu Jul 12 18:47:51 2012 +0800
uxa/glyphs: Bypass uxa glyphs operations if using glamor.
glamor_glyphs will never fallback. We don't need to keep a
uxa glyphs cache picture here. Thus simply bypass the
corresponding operations.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d25000e1f31e78aff2ab43adb12aec0aac36f56f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 11 22:37:25 2012 +0100
i810: Tidy configure detection for XAA/DGA
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 44a1528c15eec9b3f93651e779013137864d4d2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 11 15:05:32 2012 +0100
sna: Remove unused cached partials list
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 94d489ae43a2c4d4d9ddc9ce30ff1a9142b77d4a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 11 14:25:20 2012 +0100
sna: Minor tweak to upload in place if the CPU bo is busy
Since we have to pay the price of the stall anyway...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b5db90aa52f10897ad2d7795df94c0e3d2878aea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 11 12:52:24 2012 +0100
sna: Discard the mask for "non-overlapping" glyphs
If we can acheive the same rasterisation results without the mask,
rendering the glyphs-to-dst is so much faster that it outweighs the cost
of checking for overlapping glyphs.
The penalty is then for code that correctly declared that it required
a mask, who now have an extra ~10% overhead in the processing of their
glyphs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 665c9cbdcf2c493cac29d316eaffa2abe197a183
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 10 19:01:12 2012 +0100
sna: Disable periodic scanout refresh if all outputs are disconnected
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85fdc3143b157fd7ba3453efc86da8238d9de316
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 10 12:43:46 2012 +0100
sna: Avoid the expensive recomputation of the region when copying
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 747ed0ca28bb46fc45ff20acd1f82212fa2b46bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 10 17:05:20 2012 +0100
sna: Only promote to full GPU if we already have a GPU bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 232217eef8f99f5678d65bf9aa5b898ef6d3b3c6
Author: Daniel Stone <daniel@fooishbar.org>
Date: Tue Jul 10 00:32:13 2012 +0100
i810: Make DGA optional
Don't build DGA when it's not available, or when we don't want it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 78dc0c04745ad4485b994f67833f4a155749f01d
Author: Daniel Stone <daniel@fooishbar.org>
Date: Tue Jul 10 00:32:13 2012 +0100
i810: Make XAA optional
Don't build XAA when it's not available, or when we don't want it.
Signed-off-by: Daniel Stone <daniel@fooishbar.org>
commit 45ab003a5860fd4290df24739d2520fddfe27a8f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 21:28:40 2012 +0100
sna: Check for overlapping glyphs within each list, then overlapping lists
Spotted by Zhigang Gong is this optimisation to avoid the problem with
multiple lines passed in a single request (using multiple lists). As the
start of line will overlap with the previous line when we use the simple
bbox comparison, we always declare those runs as overlapping and so we
cannot substitute a glyph mask. However, we can reduce the problem to
only checking for overlapping glyphs within a list and then checking for
overlapping lists. Very, very clever.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8066bc33d78e78ce7c13833b08a7daaea2f3ed22
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 11:25:11 2012 +0100
sna: Fix reversal of inside logic for BitmapToRegion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8a9a17cd092d156272e8953974119f527b2b77eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 11:12:12 2012 +0100
sna: Improve the check for assertions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b11bc37684181390fc1400afb44054785104ca15
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 11:09:16 2012 +0100
sna: Simplify the DBG incarnation
It was only ever used in conjunction with HAS_DEBUG_FULL. For debug
purposes it is as easy to redefine DBG locally. By simplifying the DBG
macro we can create it consistently and so reduce the number of compiler
warnings.
Long term, this has to be dynamic. Sigh.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 21798a88676e91049917fafd3196dd4374b94226
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 09:23:20 2012 +0100
sna: Promote large operations to use the whole GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1b6ad7a6ae6820c8f66d1c80613885ee84e7d316
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 08:54:11 2012 +0100
sna: Only consider large clears as candidates for GPU migration
If we only operating on a small region of the pixmap and have require
damage migration in the past, we are likely to require migration again
at some point. So keep track of small damage areas.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d8a75538ea1d2a79d6282b0e2dfd73cfdea1a480
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 08:38:39 2012 +0100
sna: PadPixmap only writes to the out-of-bounds bits
So we only need to delcare it as reading the source pixmap and not mark
it as damaged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eafb454edf188e7dada1ddf886d1e46f0151968d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 08:38:08 2012 +0100
sna: Rename conflicting symbols with uxa
Reported-by: Christoph Reiter <reiter.christoph@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=51887
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0af29175a087cc2e509962f8828790c8f7232611
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 01:24:23 2012 +0100
sna: Just use a linear scan to find the terminating clip box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2941a5fe15626730869a48a63bb088e8ae2c0549
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 9 00:20:57 2012 +0100
sna: Remove the consideration of CPU damage for overwriting FillRect
We consideer a singular FillRect to be a sequence point in the rendering
commands, that is it is usually used to clear the background as the first
operation in a drawing sequence. So it is useful to ask if we can move
the sequence to the GPU at that point.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8be00b6d4767ffc09328d246d02ee75312ad5842
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 8 20:48:40 2012 +0100
sna: Substitute the reduce clip region for fallback ops
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0457935a70f6c1ae06f61f9ad0dd1bdc825465fa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 8 20:38:03 2012 +0100
sna: Review placement hints for fallback operations
Look for those operations that maybe better via the GTT and those that
are preferred to be in CPU cache. The wonders of multiple layers of
heuristics.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7f0b0e7e3f66165b87c46f897de536cf74a9daf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 8 19:59:34 2012 +0100
sna: Remove function for force-to-gpu
This is now enitrely done in the core move-to-gpu as a special case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bb8770158c08394c2de79e0ca1c1b3112e17dd23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 8 18:53:25 2012 +0100
sna: Apply the clear color when resizing the front buffer
If the existing front buffer is clear, just apply the clear color to
then new buffer rather than copy the old one across.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8dd14855d75240501aa2d089bcdfa46e7badbf18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 8 15:46:41 2012 +0100
sna/dri: Review stale comments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3bb7a530e77a5c6e8bae0fb14c570feafe37c2bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 20:53:27 2012 +0100
sna/dri: Fix cross-chaining of pageflip vs vblank
And double-check that the drawable is still flippable before completing
the delay exchange.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1454df8caa51fff9810a9b792d17aa82b247a4ae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 19:59:50 2012 +0100
sna/dri: Use draw ref directly
As we hook into the DestroyWindow notification, we can reliably use the
original Drawable reference and avoid the secondary object lookups.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9abb6c09bdb9831db5f0626eed70663a2dc39fc6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 18:43:06 2012 +0100
sna/dri: Remove dead code for 'old_fb'
The member still exists but is never set and is unused.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad877abdc70b842afd202b2f97892d97a0b8d151
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 17:48:52 2012 +0100
sna/dri: Attach the chain of frame events to the Window, not pixmap
So that we can have multiple clients swapping in separate windows
concurrently.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 81cd9aa80091b9bb08b50062f117d678a3bc7a91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 16:12:49 2012 +0100
sna: Tweak start/stop of the deferred flush
As we now emit work whenever we wakeup and find the GPU idle, we rarely
actually have pending work in the deferred flush queue, so try to avoid
installing a timer if we are not accumulating work.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6cb0c631e4eafc09f1677c73906de9108d735de4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 15:10:18 2012 +0100
sna/dri: Clarify the message for one failure case
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9a314d18cef1e08b23f9dca861ad2ba396bb1080
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 14:56:05 2012 +0100
sna/dri: Add a couple of missing VG_CLEAR on vblanks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 66a53c15cb5ee729fb43ea9713fd8538a3f982ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 14:46:08 2012 +0100
sna/dri: Couple the frame events into DestroyWindow
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 975a566bed72ddc79853b329307ed72a82df24b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 14:12:51 2012 +0100
sna/dri: Replace the DRI2 drawable type with a devPrivate
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0da1c98f660269806408af5fd08c1ab5e538082e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 12:15:28 2012 +0100
test: Add missing header for distcheck
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3e58123d36924c760ab6f58a7155a040422e91d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 6 15:22:26 2012 +0100
sna: Fixup fb wrapper
To accommodate changes in the Xserver and avoid breakage; would have been
much easier had the fb been exported in the first place.
commit 5d2f88fd9972c62c87098ddc7fee7b6f0cea0fdb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 10:07:51 2012 +0100
sna: Add a couple of DBG flags to control upload buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18b3090381ac0fb61df96a7c6b2f12aacf180ee8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 7 00:06:36 2012 +0100
sna: Fixup USE_INPLACE debug hint
After we enabled inplace readback, we can just apply the INPLACE hint to
all fallbacks, but instead apply it to the automatic testing for a
potential inplace operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 24b59a8955eb15522ad334a541530aca937fcf07
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 6 14:16:36 2012 +0100
sna: Refactor a common function: is_clipped()
Had I done this earlier, I would not have the bug in the open-coded
version. Le sigh.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 68b357454af705f1ed3a9599435a402f2611a180
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 6 10:58:06 2012 +0100
sna: Clear garbage from the new front buffer when resizing
Avoid displaying a buffer filled with random junk when resizing (and
thereby creating a new) framebuffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5784e0f21dc91f33c99a507105a0695cc53d6574
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 6 09:42:37 2012 +0100
Allow matching against any device supported by drm/i915
However we cannot enable acceleration if we do not recognise its
hardware layout or instruction set.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ee10cc3b2aa0888753eeb25c7fde7296a3c92eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 6 00:01:58 2012 +0100
Make the detection of broken pre-production hardware verbose
These SDV should have been returned to the manufacturer long ago and
replaced with real systems. So if they are still in use, add a gentle
reminder.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd2dd3016e0834d1636aa96511608022a4cdbcd1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 5 19:58:54 2012 +0100
sna: Fix clipping of glyphs-to-dst for partially obscurred windows
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0f086acb259d7732560c5d0d642308de028a4445
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 12:26:18 2012 +0100
sna: Fallback to attaching a shadow fb if we fail to setup the crtc
As we've chosen to fix the kernel to handle CRTC offsets > 4096, drop
the automatic workaround. However, allow the user to force creation of
PerCrtcPixmaps for the purpose of debugging (and to workaround the bug
in older kernels) and to fallback to trying a shadow fb if the setcrtc
fails with the composite fb.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e8060f837475c85cc061ba4a5388140cd227613
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 5 03:31:12 2012 +0100
sna: Do not force GPU allocation if CPU bo is already busy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c32bb286dc9a489232030f6abe9076411fbcecfd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 5 03:18:12 2012 +0100
sna: Make sure damage is flushed to the CPU bo before use
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d46cc00b3cd903bfaf37ad7d4a60676c4b346983
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 5 02:19:26 2012 +0100
sna/dri: Assert that our pixmaps sizes are invariant
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c1f58fe45e8f4f18c45733f862ca1f290dde84d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 23:03:44 2012 +0100
sna: drop an unused ret var
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a69a47f94037698a360f8b8611f6f3e58a20ca87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 22:15:45 2012 +0100
sna: Fix detection of EIO through throttle
When using drmIoctl, one needs to check the errno for the actual error
code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f2fdb0da83d6208c884ffde2bb30d0a67fc75217
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 21:43:22 2012 +0100
sna: Use throttle() to confirm a GPU hang
This has two effects. The first is that we confirm that the EIO was
indeed a GPU hang and not some other form of I/O failure (for example
swapin). And the second is that it means we also print the warning to
look for an i915_error_state when we detect a GPU hang.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b8c2b34e39c7f2ee2597f8727b9b98c6aac93fb1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 19:53:27 2012 +0100
sna: Simplify timer execution
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 844ab84c64fde38db315787e16a9f7f674d0f88c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 17:58:27 2012 +0100
sna: Fix leak around ENOMEM error path in sna_copy_boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 54ee41bf05e328ed2f2cd2a64c21afe3efe2556a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 17:40:58 2012 +0100
sna: Pass a hint to the backends when using copy_boxes for readback
If we expect to only emit this set of copy_boxes() and then submit the
batch, we would prefer to use the BLT for its lower latency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d36623aaebdc454bd281f34332edcad5d94f34c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 13:55:25 2012 +0100
sna/dri: Remove broken code for buffer xchg from AsyncSwap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0bdb4d0d3693df007a6cfc9a75bb0deddd812d53
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 13:12:43 2012 +0100
sna/dri: Fixup blit fallback path to use xchg when possible
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aeeed323f9081875a804ae19fb356bee2a61e7b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 11:52:27 2012 +0100
sna/dri: Select the appropriate copy engine based on the current src ring
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5026b6a147f411582af24ffd17c87a81da5eea0b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 4 09:39:59 2012 +0100
uxa: Install the drm_wakeup_handler for vblank events in !use_page_flipping
Even if page-flipping itself is disabled, we still want to allow the
client to schedule wakeups for some future vblank which requires
listening to the kernel vblank notifications.
Reported-by: Eric Anholt <eric@anholt.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=51699
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 79309dd55f20098e12ead5427c811f237d5592fa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 22:27:39 2012 +0100
sna: check for failure to change cache level on the bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9e2ac8a413c05aafd1c69775c5b0fa5f1f37ac23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 19:33:55 2012 +0100
sna: Use set-cache-level ioctl to create CPU bo
As an alternative to vmap, we can use the kernel for all memory
management through bo, which is much preferred for its simplicity (i.e.
avoiding introducing even more vm complexity).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f26163e916e21f6b64a19c147165f2f2c9c5466d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 18:51:46 2012 +0100
sna: Guess when the client is attempting to read back the whole pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c597e6cd4cb4406878eae07c04ad420d8185d99e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 13:26:33 2012 +0100
sna: Fix iterator typo
Increment the iterator, not the end-stop.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d087eadd9cd3aa2e2ccd73a568286d21702d29a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 11:54:02 2012 +0100
sna: Also prefer to use the dst GPU bo if CopyArea reduces to an inplace upload
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dbe3a5ca1e6558bcee29d893aba8cc352220a36d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 11:48:15 2012 +0100
sna: Attempt to reduce all-damage on the CPU
As we now treat CPU all-damaged as a special case for deciding when and
where to migrate, look out for that condition after adding damage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a41248195e8b327a5d970726450bd2077cdaf0f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 11:22:54 2012 +0100
sna: Operate on the original boxes for CopyArea
Be consistent and avoid the confusion when mixing operations on the
region boxes and the original boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3bc91842bf186ec149c852f48993235ef7ad27f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 3 10:21:06 2012 +0100
sna: Allow booting on older kernels by disabling HW acceleration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit affdebcb2d09cd8fdc5aadb2d8df3193587e4a06
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 2 18:50:26 2012 +0100
sna: And free the DIR after use
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e7b31b6d0a32f76db4a8aef64c77d4afe808fb6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 2 14:01:36 2012 +0100
sna: Consolidate CopyArea with the aim of reducing migration ping-pong
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce27a81ac508368d54f1237893a9b1214cf3e3d0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 2 17:52:24 2012 +0100
sna: Clear cpu flag after deciding to use gpu bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f1b7e8a23ac3086dda0025ecf09dd1feac94837
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 2 17:53:01 2012 +0100
sna: Check for non-existent /sys/class/backlight directory
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d12d50d107d403c3cf4dfe24bb63ce1006d0e025
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 2 14:09:21 2012 +0100
sna: Skip hidden and special entries inside /sys/class/backlight
Just to avoid the warnings after fallback to comparing the d_name to
the list of known interfaces.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e80f9c4670a0e84521907b1baa059322784b1558
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 2 10:21:42 2012 +0100
sna: Prefer backlight iface based on /sys/class/backlight/*/type
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 61e16dc5673a1ac96b2ecee072cc3e80971be5d9
Author: Tom Hughes <tom@compton.nu>
Date: Mon Jul 2 10:23:56 2012 +0100
Add asus-nb-wmi backlight control
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=51593
commit 543816011d05f0cf40b05ec58f87a5954397a224
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 1 18:36:55 2012 +0100
sna/gen7: Correct two minor misues of equivalent GEN6 constants
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 839fea7f779ca63c32817ee4ba695dfce3344980
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 1 18:23:38 2012 +0100
sna/gen6: Boost VS entries to maximum
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fbd114507d9bf2e2b1d1e52c5e42dc6cdbd8c9a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 1 14:03:31 2012 +0100
sna/dri: Assert that the replacement bo is large enough for the pixmap
Just another paranoid sanity check.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 675cbd5fade91fd6a6bf533a31b0a211237af6e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 1 12:39:13 2012 +0100
sna/trapezoids: Skip the division when converting coverage to floating point
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 182c3637cc5d3a6ce52127087aa2f19ca2b42719
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 1 13:23:44 2012 +0100
sna: If the pixmap is marked for flushing, prefer to use the GPU
Again, to avoid the forced ping-pong as we upload the damage after
nearly every operation, simply prefer to use the GPU in such cases.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35b1ac138002c206a6d6b866d49a0d73705dd3ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jul 1 10:53:07 2012 +0100
sna: After an operation on the CPU, prefer not to use the GPU
A nasty habit of applications is to fill an area, only to read it back
with GetImage, render locally and replace with PutImage. This causes a
readback of an active bo everytime, so let's try to mitigate that by
preferring not to use the GPU after a forced readback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e625c02e6266403fcd8a72ccce2c6c6291e2e5fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 30 09:34:21 2012 +0100
sna/damage: Early check for contains-box? if subtract and box outside region
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit abd7be1cee6f2f494a11cd9d2e7888c3043ffc02
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 15:32:10 2012 +0100
sna/dri: Prefer GPU rendering if no more CPU damage on a DRI bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67b87e4f7cf6c3ab9cfccc9fe43a824bfe84f393
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 15:03:12 2012 +0100
sna/dri: Optimise clip reduction with copy-to-front to an unclipped Window
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eae5e1275cd11703de2bca67dacd1d57129b561a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 13:12:52 2012 +0100
sna: Install the ModeSet handler as the base handler
This way we can safely ignore it across server regen.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15a0761cad862a5d73bbc2af81bc5267e66c307e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 12:22:55 2012 +0100
sna: Only consider the request list when deciding whether the GPU is busy
Micro-optimisation to overhead extra checks and to make sure an
unflushed bo doesn't prevent us from submitting more work before
sleeping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4061f05dd61a7200d91d30b9b4a2ab0c61306870
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 11:40:18 2012 +0100
sna/trapezoids: Write unaligned fallback boxes inplace
As this is a pure write operation (though we will write the edge pixels
twice) we can perform this operation inplace and incur a slightly slower
trap creation at the benefit of avoiding the later copy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 44e41536b7728c03a4899a97242960ae7ed35624
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 11:39:47 2012 +0100
sna/trapezoids: Render the partial left-edge of fallback unaligned boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e6f9bfe1e20c4c76822d77598f4f1c7e10754929
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 11:06:33 2012 +0100
sna: Use currentTime rather than GetTimeInMillis()
The overhead of reading the hpet() on every block handler (more or less)
is exorbitant, so trust that we update currentTime frequently enough to
be a good approximation - the side effect is that we will wakeup
slightly to earlier from using an old value for the current time.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c6c4f30e194eb3b8a2421134bb005f1542b3ef9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 10:14:52 2012 +0100
sna: Add assertions to check that we do install the timers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87c8f5a47e3abb7ff887aab45b6389cf9b8d8008
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 29 09:33:09 2012 +0100
sna: Make the post-flip delay explictit
As the kernel is inconsistent in enforcing this across generations,
handle the synchronisation of the pageflip explicity. Ultimately this
should be replaced with a tripple buffer mechanism.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 31caa43a21a68174386682fd558c911c7c03d76f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 17:05:46 2012 +0100
sna/gen5: Check harder for need_upload() fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7c3eb1fda9e567a300a8138acdac9ec11e010b11
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 17:04:26 2012 +0100
sna: Correct inverted logic for checking xrgb drawables
Reported-by: Christoph Reiter <reiter.christoph@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=51472
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c3e2c1332d8d5a3944df99cc11aa66c586add3e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 12:34:36 2012 +0100
sna: Fix the application of the crtc offset for posting damage
The damage boxes are in framebuffer (source) space, so we need to apply
the offset for the boxes in crtc (destination) space.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47e6bfa4f40cf7efcfe7eee24d2512d737fd7e89
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 12:24:27 2012 +0100
sna: Force use of per-crtc scanout if the offset is too large
On gen4+, the scanout offset into a tiled surface is specified through
the DSPTILEOFF register and limited to 12bits of precision. So if we
have a CRTC positioned in that nether-region, we need to allocate a
separate per-crtc pixmap for it and perform shadowing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 93e77ee019248fe77483e83f2210d584bb5d1be2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 12:02:32 2012 +0100
sna: Quieten kernel debug complaints when disabling crtc
Even if we are obviously turning the crtc off, it still complains if the
number of connectors is non-zero. So make it so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85e4f48a87ddbc227af8f4af5ea46ae17902b111
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 11:44:45 2012 +0100
sna: Add a DBG to the periodic flush mechanism
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87dd6408a5c29e4808283df78a981de0a3c0a79c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 10:53:59 2012 +0100
sna: Correct the reversal of the periodic flushing semantics
Regression from 1e9319d (sna: extend RandR to support super sized
monitor configurations) which tried to take into account the need to
flush the shadow CRTC bo in addition to the normal scanout bo. In the
refactoring of the need_flush(), the double negative was missed.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 05f486f64bc7ea4a8a71f5d792fa586ac0843414
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 28 10:42:21 2012 +0100
sna: Flush the per-crtc render caches for rotated scanouts
We need to manually flush the render cache in order for results to be
visible on the scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit db7979981032d5647069f213a063dcbf78e57890
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 27 09:36:58 2012 +0100
sna: s/width/height/ cut'n'paste typo
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fcbbe1664ae62ae275068cc040f385d2320d5213
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 27 09:30:44 2012 +0100
sna: Remove a trailing ';'
The unwanted ';' caused is_cpu() to always return false if a GPU bo was
attached. Not necessary a bad thing, just misses the potential
optimisation where having chosen to prefer to use the CPU path we then
have to migrate to the GPU even though the bo is undamaged or idle.
Spotted-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a072ab506569ecff5b4c57fa90f7a417db69f33b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 26 17:24:37 2012 +0100
test: Add client side copy to FakeFront for emulating CopyBuffer correctly
The server manages FakeFront following a flip, but it the client
optimises a swap by replacing it with a CopyRegion, it is expected to
also update the FakeFront itself. Replicate that behaviour so that the
timings for the test case are consistent with mesa.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96804c74f8f0d19fc1b9db467cf050f4934fe83b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 26 17:09:45 2012 +0100
test: FakeFront rules
Oh my, I just once again rediscovered the copy on every flip due to the
requirement for keeping FakeFront uptodate for reads after a SwapBuffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f306cd557ef263ff5057e413c335cc75bc0f7895
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 26 14:59:37 2012 +0100
sna/dri: Hold a reference to the cached DRI2 buffer on the front buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a87f2b9325bfad2bb3f93226706b6f9a09598945
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 24 13:48:38 2012 +0100
sna/gen4: Check for peculiar initial values for the surface offset
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f4221a2520b7ed1f67b41185c2e4842e83e53ef
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 26 15:56:50 2012 +0100
test: Add a simple exercise for DRI2 swap paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a505015a254d6c6e24f0542bc141cde873dc6f34
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 25 22:50:47 2012 +0100
sna: Force DPMS to be on following a modeset
Similarly to UXA, this papers over inconsistent behaviour in the kernel
in handling the DPMS upon a modeswitch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7a8c94cdb9cf42a31f8ce128d70e23458ba2042
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 25 20:49:59 2012 +0100
sna: remove the assert(0)s along error paths
This were there as a debugging aide to see if we ever hit unreachable
code paths - mainly along corruption inducing GPU wedged recovery paths.
They are superfluous and just scare the reader.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15c0ee445f603033c82f357fedfc7737d198d7b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 24 19:28:03 2012 +0100
sna/gen5: Tweak thread allocations
Bump the alloted number of threads to their max. Using more threads than
cores helps hide the stalls due to sampler fetch, math functions and urb
write. Specifying too many threads seems to not incur a performance
regression, suggesting that the hardware scheduler is sane enough not to
overpopulate the EU.
A small but significant boost, peak x11perf -aa10text on an i3-330m is
raised from 1.93Mglyphs/s to 2.35Mglyphs/s.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fa10005ce31483827547b7f71eae066899f0026c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 23 17:28:00 2012 +0100
sna/dri: Perform an exchange for a composited windowed SwapBuffers
If the front buffer is not attached to the scanout and has not been
reparented, we can simply exchange the underlying bo between the
front/back attachments and inform the compositor of the damage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 53d735ddb16b0204662b8584aa22998ba53deec1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 23 10:16:44 2012 +0100
sna/dri: Queue windowed swaps
Implement "tripple-buffering" for windowed SwapBuffers by allowing the
client to submit one extra frame before throttling. That is we emit the
vsync'ed blit and immediately unblock the client so that it renders to
the GPU (which is guaranteed to be executed after the blit so that its
Front/Back buffers are still correct) and requests another SwapBuffers.
The subsequent swapbuffers are appended to the vsync chain with the
blit/unblock then executed on the vblank following the original blit.
That is both the client and xserver render concurrently.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1e9319d5f56583be99f573f208cebb0ee3b5cc26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 22 11:22:16 2012 +0100
sna: extend RandR to support super sized monitor configurations
With the introduction of the third pipe on IvyBridge it is possible to
encounter situations where the combination of the three monitors exceed
the limits of the scanout engine and so prevent them being used at their
native resolutions. (It is conceivable to hit similar issues on earlier
generation, especially gen2/3.) One workaround, this patch, is to extend
the RandR shadow support to break the extended framebuffer into per-crtc
pixmaps.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8b090902e788257610374deae659f01a91888f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 22 22:01:37 2012 +0100
sna/gen3+: Remove stale assertions for cached vbo
Following the previous commit, we reset the vbo when it becomes idle
rather than discard it. As such, the assertions to check that we are
discarding the vbo are now bogus.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 565297e6bd3457a150036af9c62fe0dc67b794ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 13:53:02 2012 +0100
sna/gen3+: Keep vbo cached
Once we switch to using a vbo, keep it cached (resetting everytime it is
idle) until we expire our caches.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d806973e21cd46e605b3cd405323ae7a64c12798
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 12:57:13 2012 +0100
sna: Micro-optimise search_inactive_cache
Discard the unneeded next parameter to drop a memory reference in a hot
path, and don't wait for a retirement if we are looking in a larger
bucket than suits.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d39fef0a7f3daf5c07686b44e4dea01c0f06c77a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 12:25:35 2012 +0100
sna: Tiles are only 128 bytes wide on gen2
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f2dde1fa3b04b27bae8fc0bca9c824bd362d23b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 10:31:24 2012 +0100
sna/gen7: Eliminate the pipeline stall after a non-pipelined operation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3ef05a8d0833203e265aff392f225a11a11c2d01
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 09:36:42 2012 +0100
sna/gen7: Do not emit a pipeline stall after a non-pipelined command
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4501e131e6b737cb8f2581c8b1f7ea9d29a8e912
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 16:38:32 2012 +0100
sna/gen7: prefer using RENDER copy
Further testing and the balance of doubt swings in favour of using the
3D pipeline for copies.
For small copies the BLT unit is faster,
2.14M/sec vs 1.71M/sec for comppixwin10
And for large copies the RENDER pipeline is faster,
13000/sec vs 8000/sec for comppixwin500
I think the implication is that we are not efficiently utilising the EU
for small primitives - i.e. something that we might be able to improve.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3da56c48b7820ec77d704c5a16670eb86a6f673f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 20 15:14:23 2012 +0100
sna/gen7: Prefer using BLT rather than redirect for copies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1f8386db6e9b3eea1bdbf8cde90f33792640ce8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 20 23:28:14 2012 +0100
sna/gen7: Emit a pipeline flush after every render operation
For whatever reason, this produces a 30% improvement with the fish-demo
(500 -> 660 fps on i7-3730qm at 1024x768). However, it does cause about
a 5% regression in aa10text. We can appear to alleviate that by only
doing the flush when the composite op != PictOpSrc.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d02e6d81420a114c9622bbdaf90fc3ae5d4b15a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 21 16:10:02 2012 +0100
Encode the third pipe using the HIGH_CRTC shift for vblanks
The original vblank interface only understood 2 pipes (primary and
secondary) and so selecting the third pipe (introduced with IvyBridge)
requires use of the HIGH_CRTC. Using the second pipe where we meant the
third pipe could result in some spurious timings when waiting on the
vblank.
Reported-by: Adam Jackson <ajax@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8b67be8d3b5d5cbe730ba5dba3edd2d30a99d9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 20 12:39:19 2012 +0100
sna: Don't clear the needs_flush flag after emitting a flush on the busy bo
We use that flag to check whether we need to check whether the bo is
still busy upon destruction, so only clear it if the bo is marked as
idle.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5419bbb483af595d7021e49debef7700c599217e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 20 11:21:52 2012 +0100
sna/gen7: Prefer BLT for copies
It's faster for where the cost of the extra batches and ring switching
do not dominate...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1c0bb8c4c93a43e2932429a9f6c23d91f1be2060
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 20 10:57:40 2012 +0100
sna/gen7: Keep using RENDER paths for large pixmaps
As the 3D pipeline is quite versatile and we only need to force BLT if
we cannot extract the subregion.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b238f64e8a53883cfe7c568e37ef18bbee77996e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 20 10:46:59 2012 +0100
sna/gen[67]: Prefer to not force BLT paths for large pixmaps
The sampler can in fact handler subregions of large pixmaps quite well,
and so we prefer to keep using the 3D pipeline so long as the operation
fits in. If not, then switch to the BLT in order to avoid the temporary
surface dance.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 38f06a351fdd35fa5c6136e9a25e034a812a94c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 22:22:12 2012 +0100
uxa: Fix second regression in glyph fallback from 64a4bc
To complete my show of incompetence for the evening, not only do we have
to restore the original source when compositing the mask onto the
destination, we also need to restore the original dst (rather than
composite the mask onto the mask!).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fda9faee755cb35906ca1179a568332ef2de35a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 21:01:47 2012 +0100
uxa: Use the original src for fallback glyph compositing
In 64a4bcb8cefff, I introduced a WHITE source for the purposes of
accumulating the glyph mask correctly. Unfortunately I neglected to
restore the original source picture for compositing the glyph mask on
the destination, resulting in a use-after-free and then corruption.
Reported-by: Maarten Lankhorst <maarten.lankhorst@canonical.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8141e290b1ac7c4d1524bb389a84a8f375df4634
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 20:24:33 2012 +0100
sna: Explain why we ignore the busy status result during kgem_bo_flush()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb1d07624e5aeb7b5db7ceb46975091e92185d63
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 16:00:13 2012 +0100
sna: Ensure extents is initialised if short-circuit use-cpu-bo
As we may attempt to end up using the GPU bo is the CPU bo is busy, we
need to make sure we have initialised the damage extents first.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f216e159bd05ddd269eb8ddf3ca7a407c2901e2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 15:57:31 2012 +0100
sna: Assert expected return values
Keep the semantic analyser happy by consuming the expected return value
with an assert.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2dc93b2a6c832ce8b972de90d09080e860dcd40f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 15:34:09 2012 +0100
sna: Check results from syscalls
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06634604abf15fdd27dd007fcf81595da994146b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 15:28:43 2012 +0100
Initialise adaptors to 0 in case xf86XVListGenericAdaptors does not
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8bfea58dbc634cadc399d3132030c591e086880c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 15:26:18 2012 +0100
sna: Minor cleanups from sematic analyser in DBG
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a43d425670b883b04565296c0510e7ba03ba6de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 14:46:58 2012 +0100
uxa: Implement glyphs-to-dst to avoid fallbacks
An earlier version was buggy and introduced corruption as it failed to
fallback gracefully with ComponentAlpha glpyhs. This is a much simpler
implementation that composites each glyph individually, leaving it to the
backend to optimise away state changes. It should still be many times
faster than incurring the fallback...
Reported-by: Oleksandr Natalenko <pfactum@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50508
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 64a4bcb8ceffff8e4ee448d8a467620596703509
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 13:42:12 2012 +0100
uxa: Use (white IN glyph) ADD mask to compose the glyph mask
As pointed out by Soren Sandmann and Behdad Esfahbod, it is essential to
use white IN glyph when adding to the mask so that the channel expansion
is correctly performed when adding to an incompatible mask format.
For example, loading alpha as the source results in the value 000a being
added to the rgba glyph mask (for mixed subpixel rendering with
grayscale glyphs), whereas the desired value is aaaa.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 99845dcb3ba862269b29aec782e2bcef31c0403e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 10:37:10 2012 +0100
Post Damage on the Screen Pixmap after a pageflip
This issue was raised by Dave Airlie as he is trying to integrate
multiple GPUs into the xserver, and a particular setup has a slave
rendering device that copies the contents from the GPU over a
DisplayLink USB adaptor. As such the slave device is listening for
Damage on the Screen Pixmap and needs the update following pageflips.
Since we already are posting damage for all the SwapBuffers paths other
than pageflip, for consistency we should post damage along the pageflip
path as well.
Reported-by: Dave Airlie <airlied@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4acf727941a37651f672db3774281a437940c540
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 10:20:54 2012 +0100
sna: Initialize the color value for fallback unaligned boxes
Reported-by:Zdenek Kabelac <zkabelac@redhat.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=5047
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0b2d3c9663c29e9844aef1608416ae40c194b55
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 00:41:35 2012 +0100
sna: Avoid copying unintialised data during source picture upload
If we have never written to a pixmap, then there will be neither a GPU
or shadow pointer and we would attempt to copy a NULL pointer. In this
case as the user is expecting to copy unintialised data we are at
liberty to replace those undefined values with the clear color.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 38472fcc53c5dceb98b96458183e6729b8311a43
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 00:37:12 2012 +0100
sna: Double check that the source is busy before performing indirect reads
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8cdfb8c24c8b49c88451714d80293c66d63e8c01
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 19 00:36:41 2012 +0100
sna: Fix up the shadow pointer on the source when copying
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17f3a83fdc8c0ef5c12fb4be34d86021c0c865e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 23:48:16 2012 +0100
sna: Review sna_copy_boxes
A couple of ordering issue and more assertions.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a9045699b9cd66d0b0d96bfc964458c96845f97f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 23:47:21 2012 +0100
sna: Reset region after transferring to cpu
If we adjust the region for the pixmap offset, be sure that we reset it
before returning it back to the caller.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f51311a7d95bf4bc23926b8e6bf8ee52afd180c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 23:45:50 2012 +0100
sna: Check if the busy is truly busy before commiting to an indirect upload
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 291b3c4367b455bfc5a772f8caaeee73f36d826a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 23:43:00 2012 +0100
sna: Align upload buffers to 128
This seems to be a restriction (observed on 965gm at least) that we
have incoherent sampler cache if we write within 128 bytes of a busy
buffer. This is either due to a restriction on neighbouring cachelines
(like the earlier BLT limitations) or an effect of sampler prefetch.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50477
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 39e5c7491535999643c1761bb1602ad757ab486c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 21:58:27 2012 +0100
sna: Assert damage is valid after every addition
Even more paranoia than just checking upon migration.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 92e1693e5fb3a1dd89fca5e5ecc660e2de78f9cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 21:26:58 2012 +0100
sna: Validate cpu/gpu damage never overlaps
References: https://bugs.freedesktop.org/show_bug.cgi?id=50477
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2312c8f958002e54ddcb834f37916f4b46ac291
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 21:29:29 2012 +0100
sna: Fixup tracking of vmap upload buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 75e9eeca7e998b1ee3f8b0df780adae1b9e5b408
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 16:39:20 2012 +0100
sna: Remove overlapping CPU damage when operating inplace on the GPU
Otherwise we gradually introduce garbage into the picture.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50477
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a936466dd41c4bb8b0956c4da5a5838f991b332a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 11:36:53 2012 +0100
sna: Prefer to attempt a Composite operation rather than use pixman composite
As pixman composite performance is atrocious for anything other than
solids, prefer to upload the mask and attempt a composite operation on
the GPU unless we are forcing the fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b325d6e2b99ec3f63a7c5175f6f4746f6773550
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 18 11:24:55 2012 +0100
sna: Fix rendering of unaligned boxes through pixman
Not only do we need to make sure the source is available to the CPU, we
need to actually check the right conditions for clipping the box.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit caef27492b5a70bd46a09cd5094b2c93e38e39ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 20:56:46 2012 +0100
sna: convert another instance of applying the clear to the CPU pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8695c4c77666cd07eab51efcbc7c4f11c85250fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 16:53:53 2012 +0100
sna: Fix the blt composite op with no-ops
When returning early because the operation is a no-op, we still need to
fill in the function pointers to prevent a later NULL dereference.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7905ddae1dbc8805d0fadbd6d21c7a5df7e715fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 17:01:12 2012 +0100
sna: Further refine choice of placement when uploading source data.
The goal is cheaply spot a simple copy operation that can be performed
on the CPU without having to load both parties onto the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5a675b61f27273f7ef344d4056dbba1f8cd97737
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 15:42:17 2012 +0100
sna: Correct typo forcing everything to be clear to 0!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b55bf1abbe71281e3d9ebde1c4005d40902d5e7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 14:14:44 2012 +0100
sna: Fix cut'n'paste errors in tiling debug
Rename for different variables
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9756c60b4ad15281d025b9c27f19d19e8a630958
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 11:39:33 2012 +0100
sna/gen7: Enable non-rectilinear spans
Seems we have enough GPU power to overcome the clumsy shaders. Just
imagine the possibilities when we have a true shader for spans...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 41aff56a1f452e409c7a49512a1d2824b74f3838
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 10:50:31 2012 +0100
sna: Add tiling for spans
Semmingly only advisable when already committed to using the GPU. This
first pass is still a little naive as it makes no attempt to avoid empty
tiles, nor aims to be efficient.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 222e6ff43ef683e82101fb360911fc01fbe00597
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 23:40:30 2012 +0100
sna: Read inplace for fallback copies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 79d468925bb012806e097337e4e5930818c6ab46
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 17:54:21 2012 +0100
sna: Decrease latency for 1x1 GetImage by using an inplace mapping
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c2a8d3780f1d8de3f13bee8e068fdaf608ff9e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 23:19:49 2012 +0100
sna: Allow reads to be performed inplace
If we can guess that we will only readback the data once, then we can
skip the copy into the shadow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc6997f6f751d3ba352dfc20c6717ec12b8fac47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 17:54:15 2012 +0100
sna: Cleanup damage processing after operating inplace
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 937ca8a5d8a0f70a0724db1519bb7b5fc0857425
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 17:53:58 2012 +0100
sna: Use memset for simple clears
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit de4572b0b52e2fcfcad04660ee2f81ee88d500a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 13:40:26 2012 +0100
sna: Inspect CPU damaged state when deciding upon Composite placement
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b689cd924c500373e1e293dd9eb54a238e400381
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 16:25:51 2012 +0100
sna: Composite traps inplace if the CPU is already all-damaged
One outcome is that inspecting the usage patterns afterwards indicated
that we were missing an opportunity to reduce unaligned boxes to an
inplace operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae3c0963790cfb6f984ed4ad3ecbaae492775e1b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 16:25:51 2012 +0100
sna: Composite glyphs inplace if the CPU is already all-damaged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eaed58b2baf30eaea37be06cfc1d9d81059aba27
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 16 12:55:54 2012 +0100
sna: Tweak placement of operations
Take in account busyness of the damaged GPU bo for considering placement
of the subsequent operations. In particular, note that is_cpu is only
used for when we feel like the following operation would be better on
the CPU and just want to confirm that doing so will not stall.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8eac098962891a5deb7c53d36c6dec57c7f2b972
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 17 09:51:12 2012 +0100
sna/gen3: Add another DBG for dropping vbo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 515c8b19d638d4a811b159ef0dc7cf4059e30217
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 15:41:14 2012 +0100
sna: Prefer to operate inplace if already mapped of the GPU is wholly dirty
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d1713941e9db3e7a6d83466be1b253978fb4bf01
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 15:29:59 2012 +0100
sna: Tweaks for DBG missing glyphs through fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b23605efba009fb340ec10b37d54caae159b9b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 15:28:31 2012 +0100
sna: Don't trim prepare for glyphs_via_mask
If we pass the expected width/height without passing the per-glyph
offset into the preparation function, we make the erroneous mistake of
analysing the glyph cache only for the mask extents and so will miss
glyphs that we need to upload for the operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f66b27114fcc457fa5cb2d5889e875384f89e75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 13:47:33 2012 +0100
sna: Remove mark-as-cpu after gem_pread
The kernel no longer moves the read bo into the CPU domain, so remove
the last vestiges of that tracking.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bfd88d5429528b0162eafcc9496bfd1c708b60cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 11:21:29 2012 +0100
sna: Silence a few compiler warnings
Nothing harmful, just noise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b3659beec8c4126de5da4df5cb2cc077b7af6c0b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 15 11:08:18 2012 +0100
sna: Check for zero-sized damage regions after trimming Windows to their pixmaps
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 293a867ea55d3004f5be21b1d0ad765a89c28a5a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 23:02:10 2012 +0100
sna: Specialise the self-copy blitter to handle vertically overlapping copies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b76ab995bb70da5f76afead7c696cb7fd72b158
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 22:33:11 2012 +0100
sna: Add a little bit more DBG to migration IO paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49543522e789a0a8213c164b37a18c0642e60ac4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 20:25:21 2012 +0100
sna: Fix reversed assertion
Darn the double negative! After adding damage we want to assert that
the region is not empty, not !not empty.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e50467b4f50b522a07bedae7ff68b9c37362af8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 17:40:09 2012 +0100
uxa: Force the outputs to off for consistency with xf86DisableUnusedFunctions()
Upon a VT switch, we set the desired modes and turn off the DPMS on any
unused output. Make this explicit so that we always maintain consistency
between the kernel and X's list of enabled CRTCs.
References: https://bugs.freedesktop.org/show_bug.cgi?id=50772
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a56a0b10eb3ab07efd28efdc79d0fd3a6fa20ff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 19:26:42 2012 +0100
sna: Make the disable-unused after vt switch distinct from DPMS off
So that we do not lose control over dpms on/off!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b415ca05c2e1c4f09f85d8769d39e5369661ed3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 17:06:19 2012 +0100
sna: Reset damage extents after reduction goes to zero
If the reduction of the damage clears all of the boxes, we need to reset
the -infinite extents so that we continue to accumulate further damage.
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50744
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0df7c488640d3590d2a88dc353b72167b6644eaa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 16:09:38 2012 +0100
sna: Supporting overlapping copies for fallback blits
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50393
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d5b273b20b7d917d08af120815c28b1618d3342c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 14 15:35:24 2012 +0100
sna: Explicitly disable the CRTC so that xserver/kernel agree after VT switch
References: https://bugs.freedesktop.org/show_bug.cgi?id=50772
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 221534abe2dc04fae8b8fc332104bca275d4863b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 22:48:43 2012 +0100
sna: Only reduce damage addition to a region operation if clean
Some paths bypass operating upon the region as they do not have an
YX-banded set of boxes and so prefer to defer the costly construction of
the region till later. As a result, we have to be careful not to
overwrite any existing information if we do operate on the region after
setting the dirty boxes.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50744
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0db789e180b6b01fb8aff547879387058f52a0b9
Author: Zdenek Kabelac <zkabelac@redhat.com>
Date: Wed Jun 13 14:26:37 2012 +0200
sna: Constification
Adding preserving const modifiers to decrease amount of const warnings
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33998a7080aa7f50ba922c764c6a93fe951c5b64
Author: Zdenek Kabelac <zkabelac@redhat.com>
Date: Wed Jun 13 14:26:36 2012 +0200
sna: Fix typo and compare y1 to y2
It seems 'y1' was meant to be compared here
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ade32fbad4014efcc8aa8ed4cd0f8a39f9ab107
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 14:28:43 2012 +0100
sna: Fix operator preference around a | b & c | d
Tell the compiler what we really mean is a | (b & (c | d))
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20f3114ccd63052b4fd06ef1d87efaaabbbac7ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 14:27:10 2012 +0100
sna: Use long for simplicity when printing size_t values for debugging
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f75b8da6a468188dd0c00015395424598b3f502
Author: Zdenek Kabelac <zkabelac@redhat.com>
Date: Wed Jun 13 14:26:33 2012 +0200
sna: Valgrind updates
Add some mising initialization for unknown ioctl
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 70cf637ca47c9e67758e09c7e1d10eef51db1f98
Author: Zdenek Kabelac <zkabelac@redhat.com>
Date: Wed Jun 13 14:26:32 2012 +0200
legacy/i810: Fix declaration to match definition
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5fea2478cd5ab4156c182210d28c5e27e5f67403
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 14:10:01 2012 +0100
Lots of trivial semantic fixes
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e499f207c161d1b3cd75f065dc89021ff5f40b63
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 13:11:17 2012 +0100
sna: Fix memleak from sna_crtc_find_plane()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49da55da518348fc6b88e09d5132dd1b1d751304
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 11:20:41 2012 +0100
sna: Free the reversed glyph bits along with the font
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f68c7fe6aa34ab17d82489fca5f63a3ce335444
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 11:15:42 2012 +0100
sna: Free clip rectangles after intersection with PolyRectangle extents
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ab3b7fe31b5a9d7924e959f21d29c4f7352ec8cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 10:35:14 2012 +0100
sna: Only reuse a write buffer if all external references have been dropped
This avoids the unhappy situation of overwriting an upload buffer that
we intend to use for a fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8cb656dc4bab1489df9dfb4cb64704b2a9fa34b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 13 08:10:10 2012 +0100
sna: Free clip intersection with line extents after use
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 572745eb243a96819c8fa248f4ffdd703ed13b0f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 12 22:49:05 2012 +0100
sna/damage: Remove unused return value
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aefc0417dde8b2137a787459a69d91c14902f22b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 12 22:47:41 2012 +0100
sna/damage: Simplify initialisation of damage extents
Just use the already computed region->extents when adding the first box.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 78a96e812b912c5b25a02670f603f455f93e9d00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 12 21:43:31 2012 +0100
sna: Refresh the damage self-tests
They had bitrotted with the revamp and needed some massaging to update
to the new interfaces.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6138f7434a6fb014299a7e9a8392ef962c8cba30
Author: Cyril Brulebois <kibi@debian.org>
Date: Tue Jun 12 21:19:14 2012 +0100
Fix up braindamage in previous commit.
ickle: Fixing up my idiotic change, obviously too much birthday cake.
commit 224d631a232d3536e0f1f2780bfbe1218ee7590f
Author: Cyril Brulebois <kibi@debian.org>
Date: Tue Jun 12 21:14:53 2012 +0100
Avoid calling xf86nameCompare() with a NULL string
Device sections without a Driver property would lead to a server
segfault because of a NULL pointer's being passed as the second
argument of xf86nameCompare().
Debian bug #677206 <http://bugs.debian.org/677206>
Signed-off-by: Cyril Brulebois <kibi@debian.org>
commit 3b9b64c7c9b5b0bfaafb97c9a9fe5849bbb412da
Author: Dave Airlie <airlied@gmail.com>
Date: Tue Jun 12 10:26:34 2012 +0100
uxa: do copy fb at startup.
Copy the current framebuffer for smooth wayland->gdm handoff.
This has been hanging around in Fedora for too long now, and we've
dropped the feature a few times, and yes I know the Simpsons did it^W^W^W
SNA does it.
I've updated the code to have some of the better fixes from nouveau.
I've no idea who wrote this code either, krh or ajax. [ickle: The
earliest version I've found had krh's fingerprints on it, though it may
still have been a joint effort.]
Signed-off-by: Dave Airlie <airlied@redhat.com>
[ickle: improve error handling, only copy the fb during initial takeover]
commit b6525702b9ffd21beb8ea6bb10a8ad5ce7f9de14
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 12 11:59:31 2012 +0100
sna: Hook up AdjustFrame()
Looks to be unused by the core, just a solitary invocation in an obscure
extension it seems. However the implementation looks trivial so
incorporate it until it is finally removed, just in case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7b281d1300127d65392aaadbbe2299fa9e1749a9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 12 10:37:04 2012 +0100
sna: Remove a pair of empty stub functions
The export wrappers for the glyph cache constructor/destructor existed
in case there was a need to add more routines. Since that never
happened, remove the extra step of indirection.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 392e33a62d729c64c57699505220b4029e015470
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 11 09:51:41 2012 +0100
sna: Instrument memory/bo allocations for monitoring over time
Hide it behind --enable-debug=memory to avoid incurring the cost for
everybody.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e984b79cce038ba5026d8bdd93dec9b5a6ced8a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 11 09:02:03 2012 +0100
configure: Correct the help string for --with-default-accel
Prior to finalizing the defaults I changed my mind and realised that the
default had to reflect the current behaviour of someone enabling SNA for
the first time, and not the previous behaviour of --enable-sna to
override UXA. This is so that distro's could offer an SNA enabled DDX
for the brave whilst not affecting their typical no-xorg.conf users.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7614a541886dd9eb5c9d441e2618785e9cc53a65
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 10 09:36:38 2012 +0100
configure: Harden --with-default-accel against simple mistakes
If the user specifies no options, assume automatic selection. Then
double check we found a valid backend and so avoid later breaking the
build.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea0209fbc12fca282bd8ef72223791bf163801ce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 8 22:44:23 2012 +0100
sna: Remove option to disable vmap
It works everywhere, so when it is finally enabled, let it be.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18baa1428b1c4c0a49927d4c32db091db9e4e97b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 8 22:43:01 2012 +0100
Make the enum list of options consistent with the actual table.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit adc872a9654dc18d778323ca0721704878ad3851
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 8 06:44:20 2012 +0100
sna: Add DBG spew to flink()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a62ad4e80722db187766c83a16fa84ec236cc5eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 7 23:37:59 2012 +0100
sna: Skip flushing the active queue if there is not a suitable bo pending
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 318982566bbc7145847bd03601087150eef7a8d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 7 21:56:04 2012 +0100
sna/dri: Disable experimental code by default
Since these require non-upstream patches to other components, we don't
want it enabled by default and randomly breaking builds.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ebf84b8e572b5cb1a509000d412dfa5be3d1aca3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 7 20:15:53 2012 +0100
sna/trapezoids: Micro-optimise cell allocation
The pool is a fixed size so we can delete the generic code to handle
variable sizes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a25fc68c5cd82cad4b99b0f2357f430c8783c3f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 7 19:13:09 2012 +0100
sna: Actually create Y-tiled source pixmaps
An inconsistency highlighted by 7c51cabaecac revealed that we had a
mismatch between the check in move_to_gpu() and how we created the
pixmap. This mismatch resulted in us creating and uploading tiled
pixmaps for single shot textures, and the increase aperture pressure was
causing a regression in firefox-fishbowl on pnv, for example.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c58d137d3eeb0e97bfd53e68404e04d9012b5697
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 7 11:18:27 2012 +0100
sna: Suppress DBG prints along potential SIGIO paths
As ErrorF/fprintf is not re-entrant due to its mutex we can not use DBG
from code that could be called by a signal handler. X's SIGIO handler
attempts to move the cursor from within the handler (eek!) and so we
need to be careful not to take any locks, such in as the aforementioned
fprintf, along the cursor paths.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50744
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f5b94f3d1625b06840c6441a0b175604ee3d2f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:24:07 2012 +0100
sna: Check against integer overflows when computing cache size
Even with a 1nm process, I doubt we will see 4+GiB cache sizes ;-)
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 902391bd798775e1a7a53503d4dd1756162f737f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:20:39 2012 +0100
uxa: Remove dead-code for SourcePictures
All SourcePictures are now converted into Drawables, which had been
assumed by the driver backend. However, the code still existed to
attempt to pass procedural pictures onwards and so set pSrcPix to NULL
which was being flagged by the static analyser as a potential NULL
dereference.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3d8a1f7176877975a31ad7a6548fa8309065f617
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:15:42 2012 +0100
sna/gen4+: Add missing "fall through" comments
Reported-by: <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ae4407c43e6a8d26784508f61b416138f908132
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:13:05 2012 +0100
sna: Silence static analyser complaining about potential NULL pointer
Add an assert to prove that is not.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 08010b23a3e2bc37d202251923fac814b18fa501
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:10:35 2012 +0100
uxa/dri: Silence static analyser for potential NULL intel_pixmap
If the intel_pixmap was NULL we should have failed to create the DRI2
buffer, so we can safely assert here to keep the analyser quiet.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06b1b875ba13227ddaf7f28dbdcdaa3eb49f0857
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:05:13 2012 +0100
uxa/i915: check for failure to allocate temporary destination
If the target drawable is too large for the render pipeline, we need to
create a temporary surface. This may fail, so abort if it does.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c553dcae2dd714cac413ffc7c7779cd78c9a3e61
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 17:04:01 2012 +0100
sna: Silence a few unused function warnings
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 536033b4edb40db18210e5272eb8ce9703e5e364
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 16:02:47 2012 +0100
legacy/i810/dri: Check for malloc failure for BusIdString
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b2da80c1d1058dca5d3d85693918e53d9fa61dd3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 15:59:54 2012 +0100
sna: Add some missing 'fall through' comments
Static analysers are dumb and presume readers are too.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c433fb4521e2fb65a555489bd09ba6bb9448b72f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 15:17:30 2012 +0100
uxa/dri: Fix up typo from f2513cb0f
s/true/FALSE/? Wrong.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1675f441049d559d891fe378e437c12db21df9e7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 12:55:13 2012 +0100
uxa/dri: Transfer reference of the new_back buffer to the flip_chain
In order to prevent a leak of the bo when the chain is eventually
torn-down when the client exits.
Reported-by: Andreas Lampersperger <lampersperger.andreas@heidenhain.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50670
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18726a4975ab2ddf85eaa6eb1602dcbe599217f7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 10:58:49 2012 +0100
sna: Perform CopyArea directly onto a CPU bo if available
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 57d7d5de78bcf01d75d7a7de03fe50a2a9bd1b7e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 00:08:17 2012 +0100
sna: Use GPU for readback onto CPU bo
Time to blt from GTT to LLC 16384 bytes: 125.000µs (snb)
Time to blt from GTT to LLC 16384 bytes: 71.000µs (ivb)
Time to blt from GTT to LLC 1048576 bytes: 1400.000µs (snb)
Time to blt from GTT to LLC 1048576 bytes: 938.000µs (ivb)
Time to copy from GTT to LLC 16384 bytes: 118.000µs (snb)
Time to copy from GTT to LLC 16384 bytes: 134.000µs (ivb)
Time to copy from GTT to LLC 1048576 bytes: 6723.000µs (snb)
Time to copy from GTT to LLC 1048576 bytes: 7424.000µs (ivb)
And conversely,
Time to blt from LLC to GTT 16384 bytes: 10.000µs (snb)
Time to blt from LLC to GTT 16384 bytes: 8.000µs (ivb)
Time to blt from LLC to GTT 1048576 bytes: 217.000µs (snb)
Time to blt from LLC to GTT 1048576 bytes: 135.000µs (ivb)
Time to copy from LLC to GTT 16384 bytes: 4.000µs (snb)
Time to copy from LLC to GTT 16384 bytes: 4.000µs (ivb)
Time to copy from LLC to GTT 1048576 bytes: 270.000µs (snb)
Time to copy from LLC to GTT 1048576 bytes: 179.500µs (ivb)
It seems clear then that even with the extra synchronisation cost
copying from the GTT is much preferable with the GPU than using the
uncached reads by the CPU. Streaming write-combines from the CPU into
the GTT seem about as efficient as we can manage, so continue to use the
mapping unless busy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f2513cb0fdb0d1214854fd4e4dcd477ba8583862
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 6 10:41:35 2012 +0100
uxa/dri: Do not use undeclared stdbool features
The header isn't pulled in, so stop using the undefined values of
true/false.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1dafb4777f8378c87f34feae667582498220204c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 5 21:25:40 2012 +0100
sna/damage: Add some assertions to validate that each damage box is non-empty
References: https://bugs.freedesktop.org/show_bug.cgi?id=50744
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c4eb5528a456b65c673f7c984d14a622ac67cdca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 5 16:04:16 2012 +0100
uxa: Check for DPMS off before scheduling a WAIT_ON_EVENT
Regression from commit 3f3bde4f0c72f6f31aae322bcdc20b95eade6631
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 24 11:58:46 2012 +0100
uxa: Only consider an output valid if the kernel reports it attached
When backporting from SNA, a key difference that UXA does not track DPMS
state in its enabled flag and that a DPMS off CRTC is still bound to the
fb. So we do need to rescan the outputs and check that we have a
connector enabled *and* the pipe is running prior to emitting a scanline
wait.
References: https://bugs.freedesktop.org/show_bug.cgi?id=50668
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7c51cabaecac52348766c622e80ed14b9854e54d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 5 12:59:46 2012 +0100
sna: Try to create Y-tiled pixmaps for initial source bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a26c05cc8936cab28d83c6beeff906a910353338
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 5 12:48:33 2012 +0100
sna/gen2+: Tweak placement of operations for CPU-bound large pixmaps
Try to avoid uncessary migration to the GPU of large pixmaps that are
wholly bound to the CPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a21bdbe3e312b40b936c5c68c84f5c1bc0f9fb88
Author: Dave Airlie <airlied@redhat.com>
Date: Tue May 22 15:44:28 2012 +0100
sna: port to compat api
This ports SNA to the new compat-api.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 8f5001493e18b6b3b97ca5f0c923678a51975bd0
Author: Dave Airlie <airlied@redhat.com>
Date: Tue May 22 15:35:01 2012 +0100
intel: port legacy and uxa to new API.
This ports the legacy and uxa driver to the new server API.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit c9824827422f8ec4f46c9cba42d871c98dc54761
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jun 5 10:38:21 2012 +0100
sna: drop using block/wakeup data.
These went away in the new server API, and really if this
made any measurable difference, I'd be impressed.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit d9850a05003008d86d0b226bcd775aebdd43bccd
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jun 5 10:04:48 2012 +0100
uxa: drop enable disable access hook
This looks to be unused.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 99df720216787c52d16a350dd25469e2dcea2c47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 5 10:24:34 2012 +0100
sna: Add inline keyword in conjunction with attribute(always_inline)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47d7da5a986a9f133cd3dc8314ff243001586a36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 5 10:18:40 2012 +0100
sna: Maintain the operation on the CPU if not completely replacing all-damaged
We may as well continue the operation on the CPU if already bound to try to
reduce needless migrations (where the cost of the upload will outweigh
further use).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 81f09347f2ab59cf0a3eaca7be83ded555655e93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 16:45:05 2012 +0100
uxa/i965: Silence static analyser by asserting the bo exists for the video
This is already checked at the beginning of PutImageTextured, so this
check upon the return value of intel_get_pixmap_bo() should only be
required to keep static analysers happy.
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f43de322b400dcd64eb4545a978ad9b1c7de185
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 15:39:39 2012 +0100
sna: Exclude consideration of tiling flags from overwriting BLT commands
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ebb1c9d5f82e8822f7400ff11a887ab047a0d78e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 15:28:31 2012 +0100
sna: Make the bo-is-busy DBG more useful by saying which bo it is
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6dc5ddfe807b307ca10af971c4f84498b2fb82a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 13:49:35 2012 +0100
sna: Remove bogus check for color == 0
This was written when the RGBA color value was being passed around and
not the pointer to the xRenderColor. As such, the NULL deref check
doesn't gain much and the check for rgba==0 irrelevant in this scenario.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9b3937228c692598899fb39bfe448a9b457315db
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 13:47:58 2012 +0100
sna: Simplify selecting default tiling for framebuffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ff91fd4a2749f1ea8722189aaec938e51bce4222
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:41:05 2012 +0100
uxa: Check for failure from drmModeGetConnector()
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4712a4008aaff7b3c57a8dd0a5e639992c9b6d30
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:40:56 2012 +0100
shadow
commit 63a55e9db97b647cbf7385403a0f30ee4d24dc3b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:36:11 2012 +0100
uxa/shadow: Free the buffer along the unexpected failure to attach to the pixmap
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9bd4ed7d7d5c9ba6924e911652e03abc9267865
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:29:58 2012 +0100
legacy/i810: Silence a compiler warning for missing 'const'
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f8b411b8a833cca6fce8888ce515db6413d57ca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:21:27 2012 +0100
uxa: Preferred order for calloc is (count, size)
And assert that the allocation succeeds for good measure. A great big
dollop of graceful failure is missing...
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72a29aa74a1488269c2184300e573d060c49e232
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:21:27 2012 +0100
sna: Check that the buffer was allocated prior to caching it
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9bff89b1892cee90a80909255876240126b700b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:21:27 2012 +0100
legacy/i810: Be paranoid and guard against xf86GetPciInfoForEntity
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ed6004f7ad09329bd4097331aaff38edc83107b6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:21:27 2012 +0100
uxa: Be paranoid and guard against xf86GetPciInfoForEntity
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit abb8d893742f4ba9567330da9706adda4e636e75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:21:27 2012 +0100
sna: Be paranoid and guard against xf86GetPciInfoForEntity
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 782cd6eafa9917a5bdb181d66b7f4c05392950ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:20:17 2012 +0100
uxa: check for failure to allocate drmModeCrtc
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a99bf0125f8f166ff2d65449ecd376c99c3024b8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:15:51 2012 +0100
uxa/i965: Drop superfluous 'state' variable
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15a00ba047fdb7d388a322f2e33894d20787af2f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:09:52 2012 +0100
sna/gen2: Remove double 'const'
So constant, we const'ed it twice.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 99129c369c16d9ff7588a0e59f9285cc339b7eb3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:08:11 2012 +0100
sna/gen4+: Use an explicit invalid value for alu
Since the static analyser also doesn't like comparing a uint8_t against
~0.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fae9c054d47203b68a6c09647945d23074ea4df9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:04:30 2012 +0100
legacy/i810: Remove unused variable
In order to reduce the volumes of output from static analysers.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 880ec2c9a56d3de33c7fbbfa4c043082fbcf7a78
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 12:04:30 2012 +0100
legacy/i810: Reorder DRI teardown code to avoid potential NULL derefs
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7424ea7dd08e304baa4efa09e887b833737ac9f6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:59:24 2012 +0100
uxa/dri: Free wait_info along DRI2WaitMSC error paths
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ebd6dea009479e612c67d78416b8680bb23dba94
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:56:11 2012 +0100
uxa/dri: Make sure is_glamor_pixmap is always initialised
The code paths are too twisty to be sure otherwise.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33f0b4b96662d953052232b1c0477ced0c326a62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:54:28 2012 +0100
legacy/i810: Free offscreen image info struct on failure
Impossible with the current code, the server aborts on failure. However,
this looks to be the simple answer to keep static analysers quiet.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d24340747389db971c04349d1ee517f195c2b28e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:53:26 2012 +0100
sna: Free clip boxes (if allocated) along error path
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1215abc5c30cc3e183bde59b1523c09b59c484e3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:49:15 2012 +0100
sna: Make the ignored return value explicit
The return from __kgem_throttle_retire() is just a hint as to whether
any forward progress was made. In the case of the error path, though it
is a last ditch effort before aborting, so we do not really care whether
or not it succeeds, we must try again.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e230b460515a043a1b7353d153e864754ca5e064
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:48:23 2012 +0100
ux/i965: create_sampler_state_bo() expects enums, so feed it the right types
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 072d7a8b42f04600c9d8054f3648642a1aaff57a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:40:01 2012 +0100
sna/debug: Assert the non-existence of the relocation handle at source
This should help the static analyzer pinpoint the blame and make it
quieter.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a3c355e056339aed68b70470556633dea899b1b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 4 11:32:42 2012 +0100
sna: Silence a compiler warning for loss of 'const' qualifier
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 791029cc16bca36b8dec82297ff7e07a972c51ab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 13:28:43 2012 +0100
sna/trapezoids: Implement trapezoidal opaque fills inplace
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f78a934a423911e18d340f0585e31941f6e8663
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 13:27:52 2012 +0100
sna: Clear the counters prior to querying the property
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1953f1d4abc6e158a5e3ca53d3207548842254c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 12:02:55 2012 +0100
sna: Prefer to use memset() for extremely large clears
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce85cd1a36e31795a966ea8983c2d6f803a4eccd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 11:46:06 2012 +0100
sna: Add some DBG to retreiving EDID
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8eb273bd6153c232a9ffc558e3b7fd4beaab01b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 10:43:03 2012 +0100
sna/gen7: Add DBG for ring switching
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 722afa6bc910a2ccfbb0442872a878d1b6b78315
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 10:04:02 2012 +0100
sna: Remove some unused members from the KMS state tracking
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 26e7bb3f25f0c83d39ff505fa7e05bfcb976e39c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 09:16:51 2012 +0100
sna: Add a DBG message to indicate flushing for GPU idle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 58fc03b8c36688e9fa7925aa82b83d36c9decb7e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 08:53:24 2012 +0100
sna: Prevent NULL deref with early termination and DBG enabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1be2afb81df887ed664ac31d0641da808cfb8888
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 08:04:02 2012 +0100
legacy/i810/video: Release memory after creating adaptors
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 261d086265fff6c9b28a67d2fcceed8f107d5cb0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
legacy/i810/dri: Propagate failure from allocating texture memory
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ea12b56d42686f75deb33fc126d09acee7e2899
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
legacy/i810: Fix memset(sizeof(*ptr)) rather than memset(sizeof(ptr))
Clear the entire structure and not the first 4 bytes...
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3e15d1460faad192781d74fdc2b5092e9c148ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 08:14:23 2012 +0100
uxa/i965: Make the unhandled allocation failures explicit
Add assertions to the point of allocation and write failures.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46fbb3d31bf73df4bd0259a146e9929f62a9c488
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
uxa: NameForAtom may return NULL
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8451d5dd3c992bcfad9f71aa890b6b225884b978
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
uxa: Use unsigned bitfields for single bits
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d66ca06865973833398560a04186e0067d9cb206
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
uxa: Intialize is_glamor_pixmap
It is not clear whether is_glamor_pixmap is always initialized prior to
use, so set it to a safe^W likely value.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 25a17b2ca5e3945150151c4308761891c0e20bab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
uxa: Remove 'render_source_is_solid' dead code
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ba0eb230836fa5f94a2f50da5880fdd3b9dfd72e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
uxa: Fix reallocation of XVAdaptors array
Prevent the leak and remove some unsightly code in the process.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit affb1f82c1401bac3f54654a342e3b16b8bd374b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 08:27:59 2012 +0100
sna/gradient: Reuse old gradient bo if allocation of new fails
Prefer a stall to a crash.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e51f984a4c15de42c5bee3aeacee553e2dd4eca0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 2 08:23:35 2012 +0100
sna: Check gradient allocations during init
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c5647a18e7856b604bce70270463fc128c2cfcd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
sna: NameForAtom may return NULL
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7867bff00caeff9e1fbe569ca3d37b94f704a4cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
sna: Replace invalid signed value with unsigned ~0 for uint8_t
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca72b372237287af0f4475801a9b64efca975832
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 23:22:31 2012 +0100
sna: Drop return value from 3D point transform
And just fixup the computed coordinates in the face of an invalid
matrix.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b83e2a79f2a082630e0d3147abec8d3599f3f4b4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 17:17:49 2012 +0100
uxa: Static analysis warning fixes
A smattering of bugs and confusing code.
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67e8ac365c4b7dd9c4eb2abe46aecc8cc04d4278
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 17:20:51 2012 +0100
sna/gen3+: Guard against a kgem_bo_destroy(NULL)
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e91b27ae14a5366175a4fe9c87ee15a0a25b5a42
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 17:12:36 2012 +0100
sna: Fix potential deference of NULL cpu_bo inside assertion
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 048161e69612324d6c077ec487a2a64aaaa7c1f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 17:09:21 2012 +0100
sna/trapezoids: Check for malloc failure
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2896aa7b46931d3b95567121ccb07844725ab45c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 17:08:01 2012 +0100
sna/io: Free the heap clip boxes on error paths
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ef00ff720226c211444806d9fdf67ce2046685b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 17:05:55 2012 +0100
sna/dri: Fix typo, check for NULL after allocations to spot failure!
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dc0fe44bebfdee63bcda4d185b85fe9e1cb16a71
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 16:54:41 2012 +0100
sna: Fix a smattering of static analysis warnings
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8eed569fb386a9af48a8beb28666d72c6678e48c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 13:02:50 2012 +0100
sna/trapezoids: Correct extents declaration for fallback
Reported-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 91419576eef562378cccf90968c4f0277139b03d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 12:09:19 2012 +0100
sna: Tiny DBG message tweak
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4bdecc5b07a184ba136129e75a7fef914ac3b8d2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 11:06:04 2012 +0100
test: Add a very basic test to exercise BLT text drawing
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea0f326d80f21f89c3cff3595a6e1afc42b52efd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 09:04:23 2012 +0100
sna: Debug XDrawRectangle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a7efa991a705bdb5a3b9d5300d824a1ce8759af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 1 08:47:20 2012 +0100
test: Exercise basic rectangle drawing code
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc4323558bebd53e474fbc5404e1c41ab16d02e6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 21:19:26 2012 +0100
sna: Handle negative values when computing the stipple modulus
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aca994e03e6e0e16f55841418b0061b175e91e5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 21:17:24 2012 +0100
sna: Fill early break for clip process of spans
When on the same Y-band as the span, as soon as the clip boxes are too
far to the right, we can stop searching for more intersections.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0fe150f898120ba9a00e1e6b9d66bec10d7e8a29
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 20:02:47 2012 +0100
sna: Fix computation of box for clipped stippled rectangles
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a65c3b7b45df46ba993af6755b2460aa80fde930
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 19:15:05 2012 +0100
sna: Add some more DBG for stippled blts
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b2cc64253217a90cf2ade9a8d6f1ed21b23fe875
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 19:45:56 2012 +0100
sna: And combine the two migrate to CPU clauses
Just a small tidy up to remove a duplicated predicate.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bd1dd4cf663ca230724dc6beb329b7eb270ea9d5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 17:57:56 2012 +0100
sna: If the CPU damage already contains the migration region, we are done
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a2d92ade3911e62f950c85b5650fb13da1279ced
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 17:49:01 2012 +0100
sna: Prevent readback of 1x1 if it lies inside CPU damage
If the pixel exists only in the CPU damage, attempting to read it back
from the GPU only results in garbage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a34a06c4ba36b21e386b1f6371a4bd3f03ff35a1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 20:14:38 2012 +0100
sna/glyphs: Clip the damage to the drawable for unclipped glyphs-to-dst
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dcc7ba8ccf95db1c265bd5492f041f94ce368b7a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 17:48:40 2012 +0100
sna/composite: Add debugging modes to disable acceleration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 984400b95a879c7c020de14545ac2e1d9e759e05
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 16:56:21 2012 +0100
sna/glyphs: Don't apply drawable offsets twice
The offsets from image_from_pict() already include the drawable offset
so we need not apply them twice.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7bbd445c8cbeb7bcea2c56c4deb9bf6ccf6f2497
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 16:45:03 2012 +0100
sna/trapezoids: Apply the drawable offset for the CPU migration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5313620a2f66bc8daf211fc77a9c480a79ea271
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 15:06:16 2012 +0100
sna: Suppress flushes once we have cleared the kernel dirtiness
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0347c8abec9740d706d87dd2f719ac68f3d1c32e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 13:50:31 2012 +0100
sna/glyphs: Fix upconverting of glyphs via gpu
When using the mask instead of the src for adding the glyphs we need to
pass the glyph coordinates through the mask coordinates rather than the
source.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90ae4f853222ee33206134f4efdc4accfb2f2c38
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 14:17:40 2012 +0100
sna: Avoid mixing signed/unsigned int/int16 arithmetric
Life becomes unpleasant with sign extension.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 660c89e9742bac5ce7cbd480e08b4667e37dee8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 13:18:21 2012 +0100
sna: Use full 16-bit unsigned values for absolute differences
Beware the overflow implicit in:
adx = x2 >= x1 ? x2 - x1 : x1 - x2;
when both x2 and x1 may be large signed 16-bit values
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50532
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 035c2953751f58225bd6b1fcb4c1275ccb5526cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 31 09:29:40 2012 +0100
sna/glyphs: use add(WHITE, glyph, mask) for channel expansion
If the glyph format does not match the mask format we can not simply add
the two together, but must first perform a channel expansion (or
contraction) by multiplying the glyph against a WHITE source.
Normally the glyph and the mask are equivalent formats and so we hit the
fast path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cf5b3e2ebf4ee0330f5421b9377bb512a94ec284
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 30 14:44:59 2012 +0100
sna: Don't attempt to flush scanout if unattached
This was lost in the midst of the OSTimer overhaul.
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50393
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a64ba0895035f6567e9a15357396b06c0f2d6dd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 30 13:51:07 2012 +0100
sna: Convert remaining drmCommands to drmIoctl
This helps to silence valgrind
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47e2db0ba8ae3fbcdf58cba26c58ec0932b4c90b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 30 10:37:22 2012 +0100
sna: Replace FREELIKE_BLOCK with MAKE_MEM_NOACCESS
And similarly for MALLOCLIKE_BLOCK. The issue being that valgrind may
overwrite such blocks with alloc-fill and free-fill values, but when in
fact they are defined and still in use by the GPU. This can lead to the
GPU processing garbage, and GPU hangs.
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50393
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 08a630dc5ef87e551865e558fe4fc45ea66457b4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 30 08:50:44 2012 +0100
sna: Ensure we flush scanout even when otherwise idle.
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50477
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 10ca765ad346931087be146f3e6d1f4069c95f26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 30 08:32:34 2012 +0100
Mark a few more options as being UXA specific
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 740368c4c6eb547adad247ff529d16e594d6459b
Author: Nick Bowler <nbowler@draconx.ca>
Date: Mon May 28 18:28:28 2012 -0400
Include config.h in intel_options.c
Commit 8a9a585341e2 ("Only create a single instance of the intel_options
array") moved the definition of intel_options into a separate .c file.
Several of the defined options are #ifdef'd based on the configuration,
but since config.h is never included, the macros being tested are never
defined. Therefore, none of the configuration-specific options will
ever be available at runtime, even if they should be.
Add an inclusion of config.h so that such configuration-specific options
work again.
Signed-off-by: Nick Bowler <nbowler@draconx.ca>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e1b720c40cf511b4ed6d387891d715522d0d54b6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 30 07:47:53 2012 +0100
sna/sprite: Restore another xf86drm.h
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e986b06162abf286b3f8f97b791fd66dcf8f9aec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 22:21:05 2012 +0100
sna/overlay: Handle return from GETPARAM query correctly
drmIoctl() returns 0 on success, not a positive value.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 68874e2d694cc68f5f051ba5fe4a79a71fdb2dbc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 21:28:39 2012 +0100
sna: Fix chunking for large stipples
Reported-and-tested-by: Matti Hamalainen <ccr@tnsp.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49510
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 12af82581118470f59817f626d61df655950e243
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 21:45:32 2012 +0100
sna/overlay: Replace drmCommand with direct invocations of drmIoctl
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a1b6e57fbbbb4c8e5ac9588537840f4ec176ae6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 21:37:16 2012 +0100
sna/overlay: Restore one xf86drm.h include
This was removed in haste, when it is required for drmIoctl and friends.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 264d1b1e1fb368f7845a8112bfa2ad2224acabd9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 13:03:56 2012 +0100
sna: Also check for a free exec slot for the upload buffers
As we check before allocating the upload buffer, we can not be certain
that we will allocate an already attached bo or that we have a free exec
slot. So always check that we have an extra exec slot available - the
false positive rate is going to be negligible.
Reported-by: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50457
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c7bcca9a3fb6c669d8b093e6399914693770b0b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 12:49:12 2012 +0100
sna: Make finding DPMS property valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c074797094dc7675bb6ae549630fdf061ab5258
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 12:45:20 2012 +0100
sna: Make GetEDID valgrind clean.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 560e50c0a5afa0824086557581ca6aa5696b44a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 12:36:31 2012 +0100
sna: Make GetEncoder() valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b4b6fa795201379694a03d537064dbca446cfdfd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 29 11:32:28 2012 +0100
sna: Trim the set of includes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9d1a9e666763a3e1270c8f000b1b37a6b926441f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 20:06:35 2012 +0100
sna: Bump experimental ioctl number for vmap
Gazumped!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55e6f5f220401318529e81f7c96fe0af3b893a0c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 16:21:09 2012 +0100
sna: Use the local function for turning the cursor off prior to release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 77dd429222922aa1ba7f283553e11e60e4d5c496
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:40:23 2012 +0100
sna/dri: Make WAIT_VBLANK valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ebe84818ab70e662a9bb3f232b4664ff40ac375
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:27:46 2012 +0100
sna: Make sna_copy_fbcon() valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f37dae734ebac5c0ed2d6f50fc92bc107f4e4a33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:20:54 2012 +0100
sna: Just use the CRTC id from the array
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1f24a0eae4bb0081ff7469a2aee63a1f32140f7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:16:03 2012 +0100
sna: Make sna_crtc_apply() valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ebfcdbb80245f98c0c7ef9f090a2be6900fb457
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:10:04 2012 +0100
sna: Make AddFB valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32ca3c7b65516b0bd48b0d0979b086ee1580167a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:02:11 2012 +0100
sna: Make sna_crtc_is_bound() valgrind clean
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7973f6751c9bf565dee4c89aa3e1badbcc45018f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 14:00:55 2012 +0100
sna: Add a little bit more verbosity to cursor routines for valgrind
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 19c463e52df919fc75de7e420fd3565f0e9a0576
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 12:54:35 2012 +0100
sna: Only wait if there is a suitable active buffer
There is not point repeating the search after retiring if we know that
there is no outstanding suitable active buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b99c7cd340f782d3057d4257865c5feb96b71f0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 10:55:49 2012 +0100
uxa/dri: Enable vblank scheduling even with pageflipping disabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 810357ad65d551ec5d35dbf228f1b62fe235801f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 10:12:38 2012 +0100
uxa/dri: Fix ordering of setting vs using swap members
Trivial readibility fix, as the actual ordering is serialised through
there being only a single thread.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b56a188ef2c48f82572eca2201a3a0ecf6b4f45
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 10:01:09 2012 +0100
Mark another couple of options as being UXA only.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b025f1a604dbbbd456a23f330ceed5f97ecdffcf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 09:48:49 2012 +0100
sna/dri: Tweak vblank_mode=n swapbuffers to account for throttle delay
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 45148a714f1461fff898aeb393ad225f081b9bd5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 09:39:51 2012 +0100
sna/dri: Enable handling for Option "SwapBuffersWait"
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c709f2447dfc6dc36c50ff741d5d9bbdc7c03b58
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 08:17:21 2012 +0100
sna/dri: Requeue vblank throttling until the vsync'ed copy completes
If the GPU is busy, then we may not actually schedule our copy for
several vblanks, resulting in us falsely reporting that the work
completed too early and allowing the client to continue scheduling more
work and racing ahead of the queued copies.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e73fa02ed361a9c0c08f61d00421671bf10ce9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 28 08:16:43 2012 +0100
sna: Add some debugging to show count of outstanding requests during retire
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 62b557065edc0555f2bf83b0eed9169329a2f2ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 27 16:52:51 2012 +0100
sna: Use magic upload buffers for video textures
So that we may benefit from the caching of buffers and the automatic
selection of the preferred upload method.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35291d2db813f75fedcdca9920a40592acd3cca3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 27 16:54:29 2012 +0100
sna: Search the inactive bo cache for a mappable upload buffer
See if we have a bo that we can cheaply map to an inplace upload, rather
than rely on an existing GTT map.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 36d53ff52b055b2b5fc03aff7b2cab83037d9f42
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 27 16:46:42 2012 +0100
sna: Validate all CRTCs after updating one
Updating one CRTC may cause the kernel to turn off another, so be
paranoid and run the check in a loop after applying the CRTC set.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7fdd8bd6d2ba7bf113d4109e6bb6f750f909565f
Author: Johannes Obermayr <johannesobermayr@gmx.de>
Date: Sat May 26 23:52:28 2012 +0200
glamor: Fix misspelled xf86GetOptValString and OPTION_ACCEL_METHOD introduced by commit e456291.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ea4ba081de0206351394481f54dcbe6922a085b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 26 21:48:16 2012 +0100
sna: Fix typo for debug compilation
s/ctrc/crtc/
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 317bf05196086eb5dedb6436c07f253f01c9bf63
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 25 14:34:16 2012 +0100
sna: Perform the selftest after probing
We do no want to slow down the detection phase by performing our
self-tests, so only running those before initialising the driver.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a5fe863e3f1a6750edaffb518c4e768e9bc11521
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 25 14:28:56 2012 +0100
sna: Check the bus type before declaring probe success
This should never fail, but still better to fail during detection rather
than pretend it works.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4094826aee76ef24dad13bc5a8a723bfe4a69162
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 25 08:55:13 2012 +0100
sna: Trust the crtc-is-bound determination after modeset and hotplug
As these should be the only time that they change and we now have the
checks in place, we can drop the workaround of doing the check just
before emitting the wait.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8a9a585341e2dd43c649204fcf6d92a867671ba3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 25 08:50:33 2012 +0100
Only create a single instance of the intel_options array
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e45629135065d0cc73c285f8df35ab4e1d07c6dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 24 18:22:45 2012 +0100
Allow runtime switching of AccelMethod between uxa/sna and even glamor
Section "Device"
Option "AccelMethod" "uxa/glamor/sna"
EndSection
The appropriate backend must also be enabled at compile time for the
runtime option to be available (i.e. --enable-uxa (default) --enable-sna
--enable-glamor)
Demanded-by: Adam Jackson <ajax@redhat.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50290
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df6ab02c3690eea8393ecc8c113e2f2891856cc6
Author: Eugeni Dodonov <eugeni.dodonov@intel.com>
Date: Mon Oct 31 14:43:22 2011 -0200
Unify options handling between UXA and SNA
Unifies available options for both UXA and SNA drivers, and
moves them into a common header file, intel_opts.h.
Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
commit ae2be7e25bda46551381c19a673b321b4382e1f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 24 16:33:27 2012 +0100
sna/trapezoids: Correct rounding for downsampling onto sample grid
Reported-by: S. Christian Collins <s_chriscollins@hotmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49446
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ab226e27e7920bdb9f7eb62c5174cd097ac7f7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 24 12:51:46 2012 +0100
sna: Query CRTC states following a hotplug event
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f3bde4f0c72f6f31aae322bcdc20b95eade6631
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 24 11:58:46 2012 +0100
uxa: Only consider an output valid if the kernel reports it attached
Reported-by: Kyle Hill <kyle.hill@tacomafia.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=50078
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 11db66fedf96f158cbbac8011a8ba0b29a20ba3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 24 11:07:19 2012 +0100
sna: Add some more DBG tracepoints around modesetting
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb9da4cb9e12ca733c31879b8b37906f361a8c35
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 23 13:53:37 2012 +0100
sna: Only mark an unattached output as inactive
So that a latter attempt to set the DesiredMode may succeed and we do
not modify the configuration without notifying clients.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ae032e22b127c7c95753197e0914a8028a3b22e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 23 13:27:07 2012 +0100
sna: Suppress modesetting errors on return from VT switch
If we presume that userspace will set the correct mode shortly
afterwards, we can ignore the failure of the automatic restore.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34882a979d9817d33bd6a8ae73a9f7083556578c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 23 10:27:44 2012 +0100
sna: Keep checking retirement for flushing list
Even after all outstanding requests have been completed we may still
have buffers on the flushing list that need to become idle.
Once such consequence would be to prevent the vblank flush from going
idle, causing spurious wakeups every vrefresh when otherwise idle.
References: https://bugs.freedesktop.org/show_bug.cgi?id=50078
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 54fde5bf05d43f26e7f1893584af736a138d245f
Author: Dave Airlie <airlied@redhat.com>
Date: Wed May 16 15:34:08 2012 +0100
intel: convert sna/uxa to using new glyph picture accessors.
The compat-api.h takes care of old/new servers.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 43a34186d13d29c671431832469ca5301751b3cf
Author: Dave Airlie <airlied@redhat.com>
Date: Wed May 16 15:26:55 2012 +0100
intel: convert to new screen conversion APIs
The compat header takes care of the old server vs new server.
this commit was autogenerated from util/modular/x-driver-screen-scrn-conv.sh
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 9aabc04d76fa976abb4a74f4e9676c7556e88df3
Author: Dave Airlie <airlied@redhat.com>
Date: Wed May 16 15:14:32 2012 +0100
intel: add compat header file for conversion fns
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit c9ce6ae8a6fc7b1a91aef1e59640c39024d0426d
Author: Dave Airlie <airlied@redhat.com>
Date: Wed May 23 08:33:20 2012 +0100
legacy/i810: rename pScreen->screen
For consistency before moving to new APIs.
This just changes the files where the API changes will touch.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 70ee0f84f5b9c6c13a0338f8b2757e587c849c14
Author: Dave Airlie <airlied@redhat.com>
Date: Wed May 23 08:31:52 2012 +0100
legacy/i810: rename pScrn->scrn
This is need to make the compat api stuff easier to implement.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 3410db008c6c20dc6590a89c05b40a0c6de6744a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 22 15:54:52 2012 +0100
sna/dri: Avoid confusion of attempting to exchange pixmaps for DPMS-off flips
Not only do we confuse ourselves, but we end up confusing the damage
tracking on the root window whenever we update the Screen Pixmap. So for
the time being, don't.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28c4fb0b70e098972af972d30a660d167a8973ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 22 09:49:53 2012 +0100
sna: Swallow disconnection event upon mode restoration
So that we can VT switch back to X even though the output configuration
has now changed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b17c44c8d234cb2c651e88c7892bcd5b33139c1c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 22 09:43:51 2012 +0100
sna: Remove incorrect assertion for mode restoration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49b7742999ee11b0c36754ea10bc5609ebe8c609
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 22 09:40:25 2012 +0100
sna: Force config restoration after VT switch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 952e3dcba3a651d22d44dbb039ad97e111d9bc63
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 21 19:48:52 2012 +0100
sna: Only override active on DPMSModeOff
Along the enable path we then only want to change the value if we
actually call sna_crtc_apply.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit afdaf184594bfe3633305969eb1166c28e1006bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 21 14:32:39 2012 +0100
sna: Add a log message for the change of CRTC mode
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9fb18462ec1428a486f998585e7b4caf4dd08f53
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 21 14:12:23 2012 +0100
sna: Confirm that the modeset takes
If we attempt to change to a mode with a disabled connector the kernel
will silently switch off that connector (and crtc) and report that the
modeswitch is successful.
Reported-by: Kyle Hill <kyle.hill@tacomafia.net>
References: https://bugs.freedesktop.org/show_bug.cgi?id=50078
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd3b48854403ee63723ef570c1a7f9f8447e7105
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 19 12:56:45 2012 +0100
sna/gen7: Trim a dead assignment
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cf79cd3e27b7077f67f202b16ed39eb1cc70ac65
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 19 12:44:11 2012 +0100
sna: Emit a new batch if we need to clip after PolyText without space
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f91dcc44dcc15850f82666b1bcdd27182400e7dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 18 20:09:41 2012 +0100
sna: Give the proxy a unique name
So that if we cache the current destination bo (for example, gen3) then
a new proxy (or even just a new batchbuffer) will indeed cause the
destination buffer to be updated.
Reported-and-tested-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48636
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ee073d613bba38f90951405d5ecddfcf3ac5e043
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 18 15:19:00 2012 +0100
sna/traps: Fix processing of full-steps
A missing factor of Y-height caused the computation of coverage for the
spans to be completely wrong. This affects the vertical segments of
rounded rectangles, for instance.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ba800c63906fb29d34f40b9437092a665bffb14
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 17 22:46:18 2012 +0100
sna: Don't consider uploading inplace if the dst bo is unmappable
Handle (and take advantage of) the fallback at the high level rather
than masquerading an inplace write.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dad24721a13ce3a357e8ddae3c2dea61045f6fc2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 17 21:44:22 2012 +0100
Revert "sna: Always try to operate inplace if we an LLC gpu bo"
This reverts commit 10b4a9bb5f46ab9d9c8b165084ce4174b54a8d39 as it
causes a regression for pixel data uploads to active buffers.
commit 681c6e72412fff96b203a09be6ac8d393f3489a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 17 19:43:02 2012 +0100
sna: Track flushing status of live bo
Currently we only move a bo with an outstanding kernel flush onto the
flushing list if it is no longer in use. This leaves us potentially
stalling on a flush if we try then to write to the object believing it
to be retired and idle.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d99502a33d5bdbad010b7a036c1aee989fe29947
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 17 17:56:43 2012 +0100
sna/glyphs: Pass the extents to the backend for preparing to composite glyphs
This information should not be required, but it might come in handy, so
pass it along.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb21c2df1a10d66f115a5978b0db508058fdc412
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 17 16:30:31 2012 +0100
sna/io: Assert that we do not replace a bo->flush object
These should be pinned by the higher layers and so we should never be
attempting to replace them. If we do replace a bo->flush, then we will
end up miscounting outstanding flush bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 596c0a68709a93bb376647c1b566e9df4f23b35d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 15 18:53:39 2012 +0100
sna: Assign GCops after checking for fallback to pass sanity checks
We assert that prior to installing the fallback GCops the current ops
are the default set. This is broken if we point GCops to our GPU ops,
but then fallback. So check for the fallback first.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c9759ef2ad755bbe720d4aa031ec67dbc3b7734
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 14 14:12:06 2012 +0100
sna/gen3: Fix pre-multiplication of opacity masks
The return type for the multipliation was only 8-bits wide dating back
to the time when the function just computed a single channel and didn't
try to blend the output back into the argb pixel value. Inlining the
shift into the function means that we need the output to be 32-bits wide
instead.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49887
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 053bd5bf2425aed44e1c2bb981d98ee5171211a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 14 12:08:09 2012 +0100
sna: Use the correct storage for box_from_seg
Fixes regression from 3aa98289e3a2 with clipped segments. As we clipped
the empty box rather than the segment, we never drew any outlines.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b654b8794db7b00666ce5c59535a9302932c483b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 14 11:36:15 2012 +0100
sna/trapezoids: Fix picture creation for fallback trapezoids
Being a little lax in not updating the format after upconversion to
PICT_a8, meant we were trying to composite with a depth 1, 8 bpp a8
image and thoroughly confusing everybody when creating the upload
trapezoid mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 80567f61afe77a003e663b17c1fc6b6c3ed04042
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 14 10:40:38 2012 +0100
sna/trapezoids: Do not reduce SRC to a clear pixmap to unbounded
As we instruct the migration code to drop the clear when copying from
the GPU to the CPU, we then need to emit the zeros during the span
writing.
Fixes some occassional corruption behind complex clip masks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 067e9375809ea6cfa0c0b5e2159b359535c3b362
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 14 10:00:00 2012 +0100
sna: Trim unused partial buffer uploads
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit effb0b9ec579624e38f0007cd7096e7da04048ca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 13 19:29:44 2012 +0100
sna: Tweak usage of kgem_bo_can_map vs kgem_bo_mapped
More often than not we only want to consider whether we can map the bo
and decide whether doing so is the better option. Whether the bo is
already mapped is not such an issue any more with the throttling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 37aa1e1291127ff4d27407fac936af64d0e353a8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 13 16:59:30 2012 +0100
sna: Simplify partial buffer tracking
As we only want to track partial buffers with asynchronous reuse,
exclude all overs from the active buffers list. Secondly, keep the list
in most-recently-used order rather than by size.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7048a71fb6ff5e7c37e21a794f7b42d9a1da3473
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 13 15:42:28 2012 +0100
sna: Flush batch if GPU is idle upon wakeup
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 12e340c4b8efa70f3305f489af30461b7c0e5edd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 13 11:01:35 2012 +0100
sna: Optimise kgem_clear_dirty() by keeping dirty buffers at the front
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0dfd8223adee87e28b391a019effa7bb3630533
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 13 08:33:23 2012 +0100
sna: Flush the batch before blocking if the GPU is idle
If we have work pending for the GPU and we believe it is idle, just
submit the batch in order to improve GPU/CPU concurrency and reduce
latency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6924fc525d6bc82901cfed769c176b44c0bce024
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 11 14:04:09 2012 +0100
sna: Fix off-by-one in computation of width for inplace trapezoids
This lead to the dropping of the last pixel for small area trapezoids,
such as the right hand outline of buttons under ClearLooks.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48320
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a58a543e84ed15c41f4fa7644be3ba7865d31b92
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 10 12:59:55 2012 +0100
sna: handle vmap creation failures gracefully
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9af651fdf93f6ccdbcb147cb16989f84c2d0ebdc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 10 10:57:56 2012 +0100
sna: Include some DBG for segment drawing
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3aa98289e3a2f59633ac5f1a5f64db4ee55609d9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 10 10:31:03 2012 +0100
sna: Correct adjustment of LineCap for rectilinear segments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad69316ab1054c5e4b56c19b8eec87b9f86939e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 10 10:03:49 2012 +0100
sna: Include a small amount of timer-slack to avoid very short sleeps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 29d1d409b259ba0c85947ef5eef903ea527aa118
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 10 09:54:53 2012 +0100
sna: Avoid doubling the final step of poly lines
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a83d90ee61be44a2a36b56ad24bbc6544320448f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 9 20:34:52 2012 +0100
sna: Avoid randomly changing domains of active bo
After attaching the bo to the scanout, mark it as retired in order to
update its domains so that the assertion during retirement later is
correct.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49526
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d5200510b8f2a0ccb2e0c45dfebc659f8360780c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 9 17:58:58 2012 +0100
sna: Respect the error terms when reversing the PolyLine DDA
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3d37fb29f8dffb0e370ad95783994aaa7eccfaf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 8 15:47:14 2012 +0100
sna: Force remapping for IO transfer
Should fix regression from fcccc5528 (sna: Improve handling of inplace
IO for large transfers) whereby it was aborting the transfer it we need
to remap the buffer for the upload.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49546
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2a9a93e4484e0c616724610f4c8019fcbaa7ad53
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 8 15:12:51 2012 +0100
sna: Only avoid ring switching for indirect uploads
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 613902b60e0f2ca2a916e68306a1a37bc236d00d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 8 14:17:46 2012 +0100
sna: Fix off-by-one in checking available execbuffer slots
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 663e387b35c314c4c2bee8137d6b70d27fa9f729
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 8 11:45:34 2012 +0100
sna: Only submit a batch to the scanout if it is not already busy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd7a56b7313233190a4c4a735d4a141e99c9b688
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 8 08:53:41 2012 +0100
sna: Throttle independently of scanout updates
As we are now throttling to relieve GTT pressure, it is a benefit to
consistently throttle before blocking.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2372176f73b7c945f56b7673eab5eccb86366416
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 12:57:35 2012 +0100
sna: Throttle execution when searching for inactive buffers
If we have some active buffers that we may reuse and old outstanding
requests, throttling before retiring should prevent the CPU from running
away from the GPU and hogging the entire GTT and RAM.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4df228749729dd540b639368400fa20118cdf412
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 10:42:30 2012 +0100
sna: Rate-limit and shrink bo usage if we hit system resource limits
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca4d2296e6e42e837627756790b262cae0fd3b6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 10:23:19 2012 +0100
sna: Expand batch buffers
As batch buffers are compacted to fit into the smallest bo, the only
cost is the larger static array allocation (and presumably cache
misses).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9281b80644ce76ad9e0f3f8f812cbae97c10814a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 23:25:22 2012 +0100
sna/gen[345]: Clear used vertices when discarding unmappable vbo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a6ee376e93517659391905e6c9018b3bb735135d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 10:24:21 2012 +0100
sna: Use the correct invocation of kgem_bo_destroy() for sanity-checks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c89c7e9a04314e40cee5514a182a8364c4f99374
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 11:54:50 2012 +0100
sna: Update select timeout when installing a timer in the block handler
The block handler is run after the timers are queried for their
expiration and so if we install a timer in the block hander, we must
set the timeout ourselves.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ba366ead3a133136554579fe9a604da1fc1da68
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 7 08:55:35 2012 +0100
sna: Manually execute the timer as TimerForce does not run an inactive timer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c801c45dbad58d18f2673e17723825dda0c4e55
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 6 17:23:11 2012 +0100
sna: Replace timerfd with OsTimer
As timerfd is linux-specific, and OsTimer an OS-agnostic abraction,
replace the former with the later. Arguably this has slightly better
performance characteristics in select-bound loops.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 74d2707de4a0f94d2143f1e9c60762e4167b1ea6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 6 21:51:27 2012 +0100
sna: Remove short-circuiting for large font fallbacks
Unlike the fallback for an unhandled depth, we need to ensure that the
pixmaps are mapped to the CPU before calling the fb routines.
Reported-by: Toralf Förster <toralf.foerster@gmx.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49558
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5b6741d3729c6867702ab64a6c59cb8052c0ef3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 6 12:40:54 2012 +0100
sna/gen2+: Fix typo for computing redirected extents for render copy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 771090f25db702d25ebbd3f2b44429cf0acfe8fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 4 20:56:37 2012 +0100
sna: Add a pair of asserts to track down a NULL pointer dereference
Looks like the assumption for the location of the data is invalid,
allocation failure, perhaps?
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d376a960df7a081a5d449f77b81ae13223b98929
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 4 10:09:46 2012 +0100
sna/dri: Only track a single pending flip across all pipes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 450592f989efd0d3bc9ef2de245fce0a180e91a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 4 09:50:19 2012 +0100
sna: Cache the framebuffer id
Also fixup a weakness of only tracking scanout with a single bit, as we
used to clear it forcibly after every flip.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 29d035279b2fe98d5ba9cf01125faea34d36fb76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 4 09:11:31 2012 +0100
sna/dri: pageflip unref debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 079b491ced2c9c3c73d938ef6025d040016ad3a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 23:52:17 2012 +0100
sna: Ensure drawables are clipped against the pixmap before migration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a5f8599b150064339d62a97c58026e62b49ff27
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 23:21:48 2012 +0100
sna: Compile fix for fresh assertion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 61cac5c265279d45677262216a0ba56f548cd898
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 22:33:59 2012 +0100
sna: Maintain a reference to the chain of proxies
Rather than attempt to flatten the chain to the last link, we may need
to hold a reference to the intermediate links in case of batch buffer
submission.
Fixes http://tnsp.org/~ccr/intel-gfx/test.html
Reported-by: Matti Hamalainen <ccr@tnsp.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=49436
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dea5d429f7a52dfc945b17a57ef79744cc796b0e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 17:35:24 2012 +0100
sna: Remove extraneous SCANOUT flags
These are now fixed by obeying a minimum alignment restriction.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 19fd24a4db994bb5c5ce4a73f06d9394a758ea91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 17:35:10 2012 +0100
sna: Fix offset for combining damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1376c81dbf3b789e04e6804df1b1fd32bcb2bd1d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 17:34:28 2012 +0100
sna: Debug option to force particular upload/download paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f0d464d6b18855616fc43d9a25aa6853f86c8e2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 16:17:35 2012 +0100
sna/dri: Balance flush counting
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d47e98dd64c0b9fe2979db42622c5ee8168e8b35
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 14:54:17 2012 +0100
sna: Minor glyph fallback fixes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1f08b8850616952fb0babe2275eb36b13a380ec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 14:53:29 2012 +0100
sna: Don't discard GPU buffer if we only want to read back for the operation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fcccc5528b8696fb4f9b3f9f528673b95d98a907
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 3 11:27:44 2012 +0100
sna: Improve handling of inplace IO for large transfers
If the transfer is large enough to obliterate the caches, then it is
preferrable to do it inplace rather than upload a proxy texture and
queue a blit. This helps prevent an inconsistency where one layer
believes the operation should be done inplace only for the IO layer to
perform an indirect upload.
Testing show no significant impact upon the cairo-traces, but it does
prevent x11perf -shmput from exploding.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 53568e8e49559094ce5b24b8709669f1f76fe2bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 30 09:24:06 2012 +0100
sna/gen7: Fix debug printing of primitives
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 01c26a44fdce761781908be11102e7a6a3db523c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 2 21:09:27 2012 +0100
sna: Avoid reducing damage for synchronisation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4c34e9ab32f31669896b8f626195827a85af337
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 2 19:09:10 2012 +0100
sna: Bring back the minimum alignment for G33
The underlying cause is still not fixed. It should be possible to use
the much laxer alignment for single-stream linear. Still no idea how I
fail to convince the GPU to drop the depth buffer.
Reported-by: Matti Hamalainen <ccr@tnsp.org>
References: https://bugs.freedesktop.org/show_bug.cgi?id=49391
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 10b4a9bb5f46ab9d9c8b165084ce4174b54a8d39
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 2 12:45:09 2012 +0100
sna: Always try to operate inplace if we an LLC gpu bo
commit dd80fb00bf7acf37dc3b9125431a12b67d7e92d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 2 11:31:42 2012 +0100
sna: Fallback for glyphs too large for XY_TEXT_IMMEDIATE
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e09babb3e9e23882db30ee7d0c22c503962faa9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 1 12:37:45 2012 +0100
sna: Only attempt to reuse exported scanout buffers
Yet more mesa w/a.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b4b32e7a0172a74372f800e9c74d639a23c5ff34
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 1 11:15:00 2012 +0100
sna: Fast-path unclipped glyphs
Avoid the redundant computation of the glyph intersection with the
drawable bounding box.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ffdf9aca12adcfa1ec7ab7a1706873105a5f0d4a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 29 21:59:52 2012 +0100
legacy/i810: hwmc additionally depends upon building DRI
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 444da84c47266bcbbdf5121507901de8eb36f11b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 29 21:49:04 2012 +0100
configure: Version bump for 2.19.0 release
commit a206a1eee1fb799d567d68db564d663cfc66f6cc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 28 01:54:43 2012 +0100
sna: Tune relocation array size
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f1908c651ef9e2af33d8831466a605234978c46
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 27 23:19:56 2012 +0100
sna: PolyPoint only uses the gc->fgPixel
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8453034c7dd893f1d4c32ee87724f3a13137595d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 27 22:08:51 2012 +0100
sna/gen6: Allow ring switching at the start of a batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 93ad7793894787600c5074917c753fa7c6816134
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 27 22:03:55 2012 +0100
sna: Tweak semaphores-enabled heuristic
The kernel module now defaults to -1, confusing the test.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 986dbdda3bf8dcf208e55543d8a3393c4b53f10b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 27 19:21:44 2012 +0100
sna: Tweak placement choice for high-overhead operations
Some operations cost more to setup than to transfer data back and forth!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit daac9a1d036d80ccce83438b49115a236a16bfb6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 27 16:50:28 2012 +0100
sna: Micro-optimise common case of checking a single fenced bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5967d76ca09a257ec9db66ea664158e1dfd083ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 25 17:15:37 2012 +0100
sna: Fixup broken assertion
It is valid for the cpu_bo to be NULL, as we may be choosing to free the
large shadow pixel buffer instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 860d3859b586939cd52e45b944cb6abd2a2ca71b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 25 16:04:33 2012 +0100
sna/gen7: Add CS stall before changing WM binding table
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c219283460c0f2dfdb823e0cb139d05075c6afce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 25 15:04:01 2012 +0100
sna/gen7: Apply more recent improvements from SNB perf tuning
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3371613c9bf577a69cdf811ca1bebaea46bbe95
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 25 11:09:35 2012 +0100
sna: Do not automagically convert GTT mappings on untiled scanout to CPU
The likelihood of an untiled mapping of the scanout is slim, except for
gen3 with large desktops, and there it should never be in the CPU
domain...
The issue is that we may perform an operation "inplace", yet incoherent
with the display engine, and never flush the CPU cache, resulting in
render corruption. In theory at least!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1abd92cd012ee46d44ed4873a5e750d56ae6668f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 25 11:16:30 2012 +0100
sna: Clear the domain tracking after attaching the bo to scanout
This is basically to make sure we don't continue treating it as CPU
coherent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c58c840b1ba579a5601804fc710c58e1e00213f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 23 11:09:37 2012 +0100
sna/dri: Always clear the scanout when destroying dri2 buffers
As we may end up holding onto and releasing the Screen pixmap last, we
may also be responsible for flushing the last reference to the scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit caf9144271a10f90ea580c246b2df3f69a10b7a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 20 17:15:37 2012 +0100
sna: Remove the assertions that the cached upload buffers are active
These were added to track down some corruption, but the assertions
themselves are incorrect, just very rare. The upload buffer may
genuinely be cached if we abort the render operation after uploading the
source data, leaving the proxy not coupled to any request.
References: https://bugs.freedesktop.org/show_bug.cgi?id=48400
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aff3614efd5c12e658fa5723934e5bd50a83a316
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 20 13:21:40 2012 +0100
sna: Always clear the mmapped domains when reusing partial upload buffers
As we need to make sure that we do invalidate the caches appropriately
on reuse. Mildly paranoid, but strictly required by the spec.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cb6a3dc2edf3cd612f833bc9a4656166735ee856
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 19 10:34:23 2012 +0100
sna: Discard proxy upload buffer if we choose to render to it
Even if we try to avoid treating an upload buffer as a real GPU target,
we may still choose to migrate the buffer to the GPU in order to keep
other buffers on the GPU. In that case, we do want to create a real GPU
bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4cf74d409ca63c6a479c1ee2187908c04f3b830b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 19 09:09:32 2012 +0100
sna: Don't consider upload proxies as being on the GPU for render targets
The upload proxy is a fake buffer that we do not want to render to as
then the damage tracking become extremely confused and the buffer it
self is not optimised for persistent rendering. We assert that we do not
use it as a render target, and this patch adds the check so that we
avoid treating the proxy as a valid target when choosing the render
path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd81408b978c9b57c046ee43d2d32e1370e83a7d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 18 11:39:43 2012 +0100
sna: Increase the render target alignment to 4 pixels on gen4+ as well
Repoerted-and-tested-by: Toralf Förster <toralf.foerster@gmx.de
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48865
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 11599e52b842b5db76798879b0fbb57762fe6002
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 17 20:08:14 2012 +0100
sna/dri: Decouple the frame event info after attaching along error paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b817200371bfe16f44b879a793cf4a75ad17bc5c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 17 17:54:58 2012 +0100
Don't issue a scanline wait while VT switched
Be paranoid and check that we own the VT before emitting a scanline
wait. If we attempt to wait on a fb/pipe that we do not own, we may
issue an illegal command and cause a lockup.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit af4a6e8cb52ace594934446e6d8a7aaa1945a9b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 16 20:57:03 2012 +0100
sna: Don't assert exported buffers are not busy
As we do not fully control these buffers, we cannot truly say when they
are idle, we can only trust that the split between us and the compositor
doesn't lead to much corruption.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a16616209bb2dcb7aaa859b38e154f0a10faa82b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 14 19:03:25 2012 +0100
uxa: Fix leak of glyph mask for unhandled glyph composition
==1401== 7,344 bytes in 34 blocks are possibly lost in loss record 570 of 587
==1401== at 0x4027034: calloc (in /usr/lib/valgrind/vgpreload_memcheck-amd64-linux.so)
==1401== by 0x8BE5150: drm_intel_gem_bo_alloc_internal (intel_bufmgr_gem.c:689)
==1401== by 0x899FC04: intel_uxa_create_pixmap (intel_uxa.c:1077)
==1401== by 0x89C2C41: uxa_glyphs (uxa-glyphs.c:254)
==1401== by 0x21F05E: damageGlyphs (damage.c:647)
==1401== by 0x218E06: ProcRenderCompositeGlyphs (render.c:1434)
==1401== by 0x15AA40: Dispatch (dispatch.c:439)
==1401== by 0x1499E9: main (main.c:287)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae145c21e9fd3a12164f8b4720d059f9c158249e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 14 18:42:23 2012 +0100
sna: Avoid leaking the plane resources when determining sprite planes
Fixes the tiny, one-off leak:
==1407== 8 bytes in 1 blocks are definitely lost in loss record 48 of 527
==1407== at 0x402894D: malloc (in /usr/lib/valgrind/vgpreload_memcheck-amd64-linux.so)
==1407== by 0x8580BE8: drmMalloc (xf86drm.c:147)
==1407== by 0x8583D54: drmAllocCpy (xf86drmMode.c:73)
==1407== by 0x8585265: drmModeGetPlaneResources (xf86drmMode.c:955)
==1407== by 0x8A1BCE9: sna_video_sprite_setup (sna_video_sprite.c:367)
==1407== by 0x8A1A0A3: sna_video_init (sna_video.c:523)
==1407== by 0x89FD4E0: sna_screen_init (sna_driver.c:935)
==1407== by 0x15AD80: AddScreen (dispatch.c:3909)
==1407== by 0x19A2DB: InitOutput (xf86Init.c:817)
==1407== by 0x14981C: main (main.c:204)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 69a7737abeded6ee923643bd8a80a5a84e6a979c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 14 12:06:51 2012 +0100
sna: Align texture subsurfaces to 2x2 texture samples
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1d2a46e0902d82b43a5e12af36521a6a7fd6ba39
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 14 12:04:23 2012 +0100
sna: Align redirect subsurfaces to 2x2 or 4x4 render spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ce2b65d622797000e0a4db7dc851d5b1da04f85
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 14 11:59:31 2012 +0100
sna: Align render target sizes on gen2/3 to 4x4 render spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 89f2b09b1e5be9842747998ea4fe32a6f1ede4cc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 13 16:37:43 2012 +0100
sna: Avoid using TILING_Y for large objects on gen2/3
References: https://bugs.freedesktop.org/show_bug.cgi?id=48636
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eaadbce122059066353743f1653aa16e9d9b747f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 13 15:12:36 2012 +0100
sna: Relax bogus assertion
The bo may be considered unmappable due to being bound to outside the
mappable region, which we are attempting to rectify through mapping into
the GTT domain.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b478420740d05fa87ddbd92042b1f7f2d002f73e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 13 15:07:13 2012 +0100
sna: Limit the buffer reuse for mappable uploads to only those with mmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90e2740e7e459c56205fa65bab1ae3dbfd5d3945
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 13 13:51:57 2012 +0100
sna: Remove the conflicting assertion during GTT map
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=48636
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9e6d55a8d63f10ca6a2b10e44d00c84b07724485
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 13 09:56:39 2012 +0100
sna: Don't use miSpan code for wide-spans by default, too expensive
Only use the fall-forward miSpans code when it prevents a readback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9becfbbf89f2b170e50f705cabfc7bbf1dcf9846
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 13 09:38:57 2012 +0100
sna: Draw dashed PolyLines twice, once for the fgPixel, once for the bgPixel
As the fast paths only setup state upfront, we were missing the state
changes required between dash-on/off. Take advantage of that each pixel
is only drawn once to batch the state changes and run the
miZeroDashLines twice.
A future task would be to use a custom line drawing routine...
Fixes regression from ec1267df746512c2e262ef0bd9e9527bc5efe6f4.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e269ed5d4e1b9d758aeb9a85ed0fa631f0aff0b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 12 22:46:22 2012 +0100
sna: Restore CPU domain for vmapped buffers when reusing
For a vmapped upload buffer, we need to notify the kernel (and thereby
the GPU) to invalidate the sampler and flush its caches when we reuse an
idle buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d29b8650c40c673e6ddddaf52db9247e9836cba8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 12 22:23:12 2012 +0100
sna: Revert use of mmap64()
As this just causes mayhem on a 64-bit platform. Doomed if you, doomed
if you don't. :(
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a78b1d71a39ae29d5f85bd82c09202ebec3e6539
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 12 15:37:25 2012 +0100
sna: Declare AC_SYS_LARGEFILE for mmap64
In order to use the full 32-bits of mmap address space on small
platforms we need to use mmap64().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 09deba927daa96be6230b1c3e1b425622512d8a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 10 20:59:36 2012 +0100
sna: Check ioctl return from set-domain
Let's not assume it succeeds and so avoid altering our bookkeeping along
failure paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b12f1d8e4d0a4fafac9553f144535efc4ebe0be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 10 15:23:54 2012 +0100
sna: Fix shadowed variable
sna_accel.c: In function 'sna_pixmap_move_area_to_gpu':
sna_accel.c:1751:12: warning: declaration of 'flags' shadows a parameter
[-Wshadow]
sna_accel.c:1731:72: warning: shadowed declaration is here [-Wshadow]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 755a7107aed268d87c5cc0feb1ba388b0cb7fc59
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 10 15:19:19 2012 +0100
sna: Fix typo and use the right pointer for kgem_bo_destroy
Useless warnings in xorg headers ftl.
References: https://bugs.freedesktop.org/show_bug.cgi?id=48400
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8502e350cb18f6f5d821d237ffcee453f347eba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 10 14:43:28 2012 +0100
sna: Add missing alloc failure check for creating tile source
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9cc6f7ccc55cc11f47b3b7d626c9f5a7c1327d57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 10 12:06:56 2012 +0100
sna: Release the freed bo cache upon expire
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 102d11906a672140bac099e7bd1b35345d13a2fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 9 22:54:51 2012 +0100
sna: Check for an inactive partial buffer to reuse after retiring requests
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2fb2421d8f5c07925d1699673aa4b1dd6c6b22c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 9 22:54:15 2012 +0100
sna: Release partial buffers during cache expiration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 333fdcad8677675a4758223c1a980c90d970ee42
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 9 22:53:31 2012 +0100
sna: Repeat expire whilst there remaining outstanding requests
Do not allow the cache expiration to finish if we are still running
requests.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 778232e3d2fb5340a3092014801dc00a56c56d42
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 10 11:14:50 2012 +0100
sna: Only move the bo into the read domain for readback
And mark it as currently in no domain afterwards, so that if we reuse
it, it will be appropriately moved later.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd093eafb9b94b8e4cd8853d74078c3aa7e72f57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 9 14:09:42 2012 +0100
sna: Add assertions around proxy list handling
References: https://bugs.freedesktop.org/show_bug.cgi?id=48400
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f0bede3e7e3f92a637d1c886304b16afc0e34f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 9 10:48:08 2012 +0100
sna/traps: Use a temporary variable for the write pointer
To avoid accumulating the write offset for wide spans, we need to reset
the destination pointer between spans.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48332
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2e4da00e3e03b873f5cad0cc5b1f6cc791852ca5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 9 10:42:18 2012 +0100
sna/traps: Assert that the inplace row is contained before writing
References: https://bugs.freedesktop.org/show_bug.cgi?id=48332
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0464e93a088a9e8bc29ad8b36b6e12c3dda32ec6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 8 17:16:03 2012 +0100
sna: Add some assertions for misuse of proxies
References: https://bugs.freedesktop.org/show_bug.cgi?id=48400
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 479cb6ba71038fe44f66fb31fad90d0d454fea7a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 8 14:25:49 2012 +0100
sna: Compress adjoining spans during FillSpans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5c01c13badeb7c2ead0c848b746d8d474277a77
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 8 13:51:13 2012 +0100
sna: Remove the duplicated check for use-bo? in PolySegments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f5deea4f60433ee2b0c2d02fba682fff8b7829e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 8 13:39:47 2012 +0100
sna: Correct partial-write flag for PolySegments fallback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c3d7f4c1cf7d052163b7c4e74bb202c618f0eb76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 8 13:18:56 2012 +0100
sna/gen3: Reset accumulated constants for each composite
In particular the glyph routines require the composite setup to
reinitialise state between glyph runs. This affects anything trying to
use glyphs without a mask with a gradient source, for example.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 701473d20485a0557b4fb36efcbfbb8656e2f619
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 8 10:09:42 2012 +0100
sna: Release cached upload buffers when reusing a write buffer for readback
References: https://bugs.freedesktop.org/show_bug.cgi?id=48400
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ecf17b2507f95e1fefea15833fa9f57ec256a2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Apr 7 10:01:01 2012 +0100
sna/gradient: Compute the absolute delta between color stops
Otherwise we do not detect gradients that start from white!
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48407
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4356fae72db3a33935b575edf95c84fbb48072a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 6 21:10:50 2012 +0100
sna/video: Only wait upon the scanout pixmap
Caught by the addition of the assertion.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b790ba2ec9ead51227d85fc8630bc7505eb7d7b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 6 15:38:02 2012 +0100
sna: Correct the damage offset for redirected rendering
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48385
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b81bafb802bb86454739ed46cf45571bccef735
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 6 15:14:45 2012 +0100
sna/glyphs: Prefer a temporary upload mask for large glyph masks
If the required temporary mask is larger than the 3D pipeline can
handle, just render to a CPU buffer rather than redirect every glyph
composition.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 42a84613e34522af885b4b50d6c68ef77e81ffc3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 6 14:27:15 2012 +0100
sna: Relase the upload cache when overwriting with PutImage
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48359
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 999aa210ff87919945c673bdd34bae76ac097681
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 6 09:24:36 2012 +0100
sna: Use a sentinel value to prevent accessing beyond the end of the y_buckets
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ae6328c57eb496072f0d0e27440f5d0901633b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 6 09:12:08 2012 +0100
sna: Remove redundant check from tor_inplace()
We only execute full-steps for vertical edges so we do not need the
second check.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 51b9202d27db3d98c6d82ba224bd8eb218533dd9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 4 11:13:27 2012 +0100
sna: Only engage the GPU detiler for multiple rows
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98ad4c3cd8647ba3ec90fb45157773c8e85e886c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 3 19:47:15 2012 +0100
sna/gen3: Don't force use of the render pipeline just for vmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0915d414f55a1bff4171981feb87bae212f29f23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 3 19:04:29 2012 +0100
sna/gen3: Fix pre-multiplication of mask value
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 04851e4210d2d71542359c14d4b68d0851b36326
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 3 12:34:24 2012 +0100
sna/gen3: Convert the clear-color from picture->format to a8r8g8b8
The shaders treat colours as an argb value, however the clear color is
stored in the pixmap's native format (a8, r5g6b5, x8r8g8b8 etc). So
before using the value of the clear color as a solid we need to convert
it into the a8r8g8b8 format.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48204
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47308
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87a672dafd9d6f47f31b77b406b7f0fb2b4030ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 3 09:24:06 2012 +0100
sna: Apply CoordMode when computing point extents
Reported-by: Patrick Truebe <eko-priv@gmx.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48220
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a0ee491ea18dc59748ff4419ae73bd1a369ae79
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 3 09:23:49 2012 +0100
sna: Debugging flil spans and their clipping
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ec1267df746512c2e262ef0bd9e9527bc5efe6f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 2 16:16:24 2012 +0100
sna: Use the solid spans fast paths for dashed zero-width lines as well
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d1f3cb198f2fe9602356a334a076abf3c68a9c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 2 13:51:37 2012 +0100
sna/gen4: Remove the accidental debugging hack from the last commit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c4dc9c5db7b2a5b936bdbc15536c5cf0f7f5f23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 2 13:40:22 2012 +0100
sna/gen3+: Fix sampling of borders around gradients
Incurs a slight loss of precision for the internal gradient, but much
more preferable to the artefacts around the borders with RepeatNone.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45016
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b2651dc04cef8f9692b2557684f044b4980700f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 1 19:43:15 2012 +0100
sna: Apply composite offset to damage for spans fast paths
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ea9ab9303d21a62683055b75eaed66c97a5f289
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 1 16:36:16 2012 +0100
sna: Fix assertion to look at bbox of all boxes/points
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 932743bb333e35d5f6529a701137aad4d7490555
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 1 09:54:43 2012 +0100
sna: Assert that drawing boxes are within bounds
More sanity checks required.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cc20c45aa0ca15720510668d6918bf3c99104626
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 30 22:51:21 2012 +0100
sna: Minimise the risk of hotplug hangs by checking fb before vsync
Everytime we issue a MI_WAIT_FOR_EVENT on a scan-line from userspace we
run the risk of that pipe being disable before we submit a batch. As the
pipe is then disabled or configured differently, we encounter an
indefinite wait and trigger a GPU hang.
To minimise the risk of a hotplug event being detected and submitting a
vsynced batch prior to noticing the removal of the pipe, perform an
explicit query of the current CRTC and delete the wait if we spot that
our framebuffer is no longer attached. This is about as good as we can
achieve without extra help from the kernel.
Reported-by: Francis Leblanc <Francis.Leblanc-Lebeau@verint.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45413 (and others)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 305734ebdf3d51c084cfbee8804b6c60b1f03a98
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 30 21:27:29 2012 +0100
sna: Separate out scanline waiting for gen4
So that we do not set a gen4 bit on gen2 and apply the old workaround of
trimming y2 instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f2814db6f7b89e94e54b8d73c7e176ab7d1c469
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 30 20:45:55 2012 +0100
sna/traps: Align the pointer+index
It's the location of the pixels within the row that matter for
alignment!
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47418
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Tested-by: Magnus Kessler <Magnus.Kessler@gmx.net>
commit ee075ced844350785685a0f93f88f1dc310bcc73
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 30 19:09:30 2012 +0100
sna/traps: Align the pointer not the indices
Magnus found that inplace_row was still crashing on his setup when it
tried to perform an 8-byte aligned write to an unaligned pointer. This
time it looks like the row pointer itself was not 8-byte aligned, so
instead of assuming that and fixing up the indices, ensure that the
(index+row) results in an 8-byte aligned value.
Reported-by: Magnus Kessler <Magnus.Kessler@gmx.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47418
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fde8a010b3d9406c2f65ee99978360a6ca54e006
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 30 12:47:21 2012 +0100
uxa: Remove broken render glyphs-to-dst
Reported-by: Vincent Untz <vuntz@gnome.org>
Reported-by: Robert Bradford <robert.bradford@intel.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=48045
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 451489b49916cf5a9d27844196f9656e590d9124
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 30 10:21:26 2012 +0100
sna/gen7: Allow per-device specific maxima
As the maximum thread count and urb size differs between different
incarnations of the GT units, be a little more flexible in programming
those maximums.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea36f2c4a3fa9afa8184eeaf944af9924c080368
Author: Eugeni Dodonov <eugeni.dodonov@intel.com>
Date: Thu Mar 29 21:08:29 2012 -0300
Add support for Ivy Bridge GT2 Server chipset
Sometimes known as Bromlow.
Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6142232fa0feeb39412cda85ca727cc770eaa042
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 28 18:59:26 2012 +0100
sna: Add video sprite support for ILK+
Based on the work by Jesse Barnes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae8aa172a7330439a8e6dda41f5e33eb257a139b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 28 22:07:10 2012 +0100
sna: Fix up 32-bit overflow for maximum object size calculation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2e7b5f7eafbf452c781e50eba7dc8323260af59e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 27 10:42:59 2012 +0100
sna/traps: Prefer to try mono spans on the GPU before trying inplace CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 522b41b393b979fdccf1ad62194cde8129f98c8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 27 10:42:21 2012 +0100
sna/traps: Fix the width of the left-hand edge of an unaligned box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 008ad39b72eb86dc2f89789427be269c148feaf4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 27 10:41:37 2012 +0100
sna/gen6: Reduce opaque solid OVER to SRC for render composite
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a9e9041934b2486e5661ba6c550e6670009f69f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 26 16:03:42 2012 +0100
sna: Remove bogus assertion of no references to in-flight upload buffers
As we may hold a cached reference to an upload buffer whilst it is
in-flight, the assertion that there are no such references to a buffer
being reused is no longer true. Those cached references will be released
as soon as we retire the buffer during the readback and so we are free
to reuse such an upload buffer for immediate readback.
Reported-by: Jiri Slaby <jirislaby@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 89091dd8a3fba6520a651e3e135c87546b81df9b
Author: Paulo Zanoni <paulo.r.zanoni@intel.com>
Date: Tue Mar 20 11:53:21 2012 -0300
Avoid duplicated code with intel_output_create_ranged_atom
Same change for intel_display.c and sna_display.c.
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 62f9833298ea936eaefe973eca04b1dde858fbd8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 25 21:25:15 2012 +0100
sna/gen2+: Approximate expensive gradients when using imprecise rendering
If we lack the ability to use a shader to compute the gradients
per-pixel, we need to use pixman to render a fallback texture. We can
reduce the size of this texture and upsample to reduce the cost with
hopefully imperceptible loss of quality.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 25807f472d051163ed96556a409110fa405c24d1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 23 14:56:06 2012 +0000
uxa: Remove hook for CompositeRectangles
It was broken and not flushing damage correctly. With the
improvements made to the kernel, it is no longer a significant advantage
per se and not worth its additional complexity.
Reported-by: Tilman Sauerbeck <tilman@code-monkey.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=32547
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4460c6d0d30cf20b76854d47fd9e3aecf1839f15
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 23 11:05:55 2012 +0000
configure: Stop the debug build erroring out if it cannot find valgrind
Another case where I passed an empty string believing that would be
sufficient to replace the error path...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 168ecd96f23756e185af627f814f81b8a4c0c529
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 22 23:47:56 2012 +0000
sna: Make the fallback debugging messages more consistent
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8693005b5427f256bcd7c2e7cfc48d56f5b8c5ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 22 23:43:04 2012 +0000
sna: Update the target bo after changing from Y tiling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83f98d6e5c303e52c1e0fb95b6237ebf62a8edfe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 22 21:57:14 2012 +0000
sna: Correctly test for clear glyphs when searching for ones to skip
With xterm, it is quite common for it to redraw itself by using lots of
spaces and so it is efficient for us if we ellide those clear glyphs and
only draw the backing boxes. However, we were only checking the first 8
pixels in each line because of a missing pointer increment.
Fixes absent '=' characters when using a compositor and ImageText.
Reported-by: Jiri Slaby <jirislaby@gmail.com
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47735
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86121a3af9a9fc9a2c76d7ac9f3ec17105d20d80
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 22 11:21:43 2012 +0000
sna: Adjust the damage region for the composite offset
References: https://bugs.freedesktop.org/show_bug.cgi?id=47597
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a6b48dd7f1eeb1a8e3841b8f3326c60b300ee9e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 22 09:22:52 2012 +0000
sna: Force fallbacks if the destination is unattached
Since the removal of the ability to create a backing pixmap after the
creation of its parent, it no longer becomes practical to attempt
rendering with the GPU to unattached pixmaps. So having made the
decision never to render to that pixmap, perform the test explicitly
along the render paths.
This fixes a segmentation fault introduced in 8a303f195 (sna: Remove
existing damage before overwriting with a composite op) which assumed
the existence of a backing pixmap along a render path.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47700
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 52f39ae1697bef86471b7c5eef8553661f255b67
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 21 13:31:03 2012 +0000
sna: Assert that the bo created is large enough
Double check that the maximum access size computed from the bo
parameters is within the allocated size for the bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f23c660f58e0db2107255f32a3503dae62fe304
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 21 13:30:45 2012 +0000
sna: Assert that the tiled blt is correctly clipped
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e0cd13e2af3db237c171f8ca1c70ddc67b1fbce4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 21 09:06:10 2012 +0000
sna: Fallback to inplace upload if forced to tile the indirect replacement
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47629
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1db1eced5462723811e535a53cb41b108fc6c5a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 20 22:57:50 2012 +0000
sna: Tidy an assertion when handling tiled copies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 38b0cc24b45afd4ed57187fb066896bf1e467f45
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 21 01:01:47 2012 +0000
sna: Remove the short-circuiting of move-to-cpu for read if no damage
The danger now is that we may have either discarded the shadow pixels or
have replaced them with a GTT mapping, either way undesirable and so we
should reconstruct the shadow mapping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f49a6b1fd7e23252b2a306f8bdb9baed5c1e8d4b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 20 21:36:26 2012 +0000
sna: Decouple the private data after UnrealizeFont
As the font is kept around and reused after UnrealizeFont, we need to
nullify the pointer to our private data in order to prevent the later
use-after-free.
Reported-by: Peter Jordan
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1bdd6461de18a6812d5af0283f4222cbb80ca2f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 20 11:08:44 2012 +0000
sna/traps: Remove bogus assertion
As we only enter that path for singular unbounded boxes, we are
guaranteed to fill the entire trapezoid extents and so do not need the
unbounded fixup the assertion was fretting about.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1c2932e9cb283942567c3dd2695d03b8045da27f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 19 15:51:43 2012 +0000
uxa: Defer the call to EnterVT till after outputs are initialised
We need to do this apparently or else we never perform the VT switch.
However, we can not do it too early, especially not before we have
finished intialising the outputs.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47395
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 972e1108a5606399a679f97af0815ec9730ab5be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 19 14:38:28 2012 +0000
sna: Declare videoRam correctly on gen2 devices
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c0bab1df509d1f7fe36173715846c13b931e9be1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 19 08:25:22 2012 +0000
sna/dri: Make the drawable as damaged for the off-screen immediate exchange
In some cases off-screen is stil visible, for example under a rotation.
As such xrandr -o left; glxgears -fullscreen was broken.
Reported-by: Phillip Haddad <phillip.haddad@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17c19ea8e21e1b20eee446045573dfd94ce6f537
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 18 13:23:26 2012 +0000
sna/traps: Remove separate edge->vertical flag
Mark vertical edges with dy==0 to reduce structure size and reduce
memory load during edge walking.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 82023397cd05c05cfcb8939829a95e287d438875
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 18 11:10:14 2012 +0000
sna/gen3: Improve clear-to-solid reduction
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ce5f4a11389b2fe9f27a6f09c4848ac71424d5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 18 10:55:17 2012 +0000
sna/gen3: Do not force tiling for large pixmaps
As the extraction routine is now smarter and can construction
subsurfaces without copying we do not need to force tiling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 342dda3fe361c8be2f3af5af1516cdc6a5fdcaa9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 18 10:55:06 2012 +0000
sna/gen3: Prevent copy-fallback if we cannot blit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28c089781fdf74a9bac2e138e65383748558fcc1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 18 10:55:27 2012 +0000
sna: Fixup the cpu shadow mappings before uploading the box
On the off-chance we arrive here with a pointer to the GTT mapping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 79258fe560d08dd3dd22b4782360e1597e54948c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 18 09:45:27 2012 +0000
sna/traps: Apply some more operator and unbounded reductions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe8866d6112c3e187d6682e9e4610325668427a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 17 21:49:56 2012 +0000
sna/gen[345]: Convert CPU mappings to GTT for vertices on submit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 97cd0c7da51024400e8900e46f51620a5f7ad402
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 17 23:57:46 2012 +0000
sna/traps: Upon reducing an ADD to a SRC, we need to apply the pending clear
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47444
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e31d9dacafe060dc86de801114b475fdd0142eb6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 17 09:21:00 2012 +0000
sna/traps: Align indices for unrolled memset in row_inplace()
The compiler presumes that the uint64_t write is naturally aligned and
so may emit code that crashes with an unaligned moved. To workaround
this, make sure the write is so aligned.
References: https://bugs.freedesktop.org/show_bug.cgi?id=47418
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b4e11923d9f683f43acf8053bcec1701df25c1f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 17 00:05:47 2012 +0000
sna/traps: Tune inplace_end_subrows()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d887f209f1210a294afc2c3883a97f7ac9f42bad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 17:19:11 2012 +0000
sna/dri: Mesa expects the 8-bit stencil buffer to have 2-bytes per pixel
The seperate stencil buffer is full of lies, why worry about one more?
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 63c0d10faee3c7cca050505c2e81c416119e57e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 14:51:53 2012 +0000
sna/dri: Improve handling of non-front attachments for CopyRegion
Confusion reigns between using the backing pixmap for the drawable for
the front buffer, and a fake pixmap for the auxiliary buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 324a1dffdc7dd896224fab265bd6a9cf99d7587f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 13:07:00 2012 +0000
sna/gen3: Micro-optimise solid span emission
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47c47b85f6b7ef5cbc2192da9ef0cee91f6744ca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 12:59:13 2012 +0000
sna/traps: Micro-optimise span emission
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a26437f195bf3e5d5913f5552a0b838cafb9b2c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 12:37:25 2012 +0000
sna/traps: Tune nonzero_row
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cb04cf9f4395c258987faead80de5c3a2c93082e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 09:28:24 2012 +0000
sna/traps: Make the inline u8 arithmetic more robust
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d55bbdf42c75eb0fdb634e963ce81953583964b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 16 09:18:29 2012 +0000
sna/traps: Remove the old paths for mono inplace traps
Dead code elimination.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe4ad66aadcfa0c907ba6460a88c49e65225602c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 15 21:33:00 2012 +0000
sna: Correct the order of screen private teardown
So that we do not keep a stale references of the last cached pixmap
across server regeneration (or shutdown).
Reported-by: Thierry Reding <thierry.reding@avionic-design.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47357
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a8218a535babb5969a58c3a7da0215912f6fef8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 15 13:20:35 2012 +0000
sna: Prefer the CPU bo for uploads if last access was not through the shadow
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 77c9c03b102e6fac2279f0085034557bd68c5112
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 15 13:18:43 2012 +0000
sna: Fixup the shadow pixmap pointer for move-to-gpu
If we choose not to use the CPU bo for the upload (because we fear the
subsequent synchronisation cost), we need to fixup the shadow pointer
before dereferencing it.
On the move-to-cpu side, the fixup is already performed as we will need
to access the shadow pixels for the subsequent drawing operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e2fbb6a1c1ad6b0971d07a91a790b0b3236dad3
Merge: 64ccc66 84d7a82
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 15 12:43:47 2012 +0000
uxa: Merge 'remove complicated second level caching'
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47345
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 84d7a82122530a62ab9a2f4bba3044c23a0db9b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 10 10:03:23 2012 +0000
uxa: Simplify allocation of backing pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1b1016624ad16cf5063e88a1d422e28865a9e87f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 10 09:31:24 2012 +0000
uxa/i915: Remove broken CA pass, fallback to magic 2-pass composite helper
The backend failed to handle all the corner cases, so remove the
complication.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 895a56a553e1386323a593063e5b7fbb7a410abe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 10 09:28:27 2012 +0000
uxa: Remove unused render_mask_solid members
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c6f79440e8af9f264e3f6270384064dc1f44721
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 10 09:27:36 2012 +0000
uxa: Remove unused tracking of the current render target
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 219467ac8bfab98bca82108b22eae8af3fc0bf36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 10 09:26:10 2012 +0000
uxa: Simplify flush tracking
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bd8fafe0c48df7f138459f590a0e9e8d0c3267b7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 10 09:10:16 2012 +0000
uxa: Kill the complicated in-flight tracking
Reference leak hunting.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 64ccc6698def517fc37e9ba3c41715626df0e3ca
Author: Thierry Reding <thierry.reding@avionic-design.de>
Date: Thu Mar 15 13:10:20 2012 +0100
configure: Keep passed-in CFLAGS for DRI tests
When the user passes extra CFLAGS and CPPFLAGS to the configure script,
they should be kept when performing subsequent checks with additional
flags. This is required to properly build in cross-compilation setups
where the user may pass in flags like --sysroot in order to pick up the
cross-built dependencies.
Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
commit c5c61ef378cad3c8259631138ea1e03eb02036af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 15 12:38:22 2012 +0000
sna/traps: dst IN WHITE does not reduce to SRC!
I was getting too carried with my reductions. However, IN over a
clear surface is a no-op, though unlikely!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fba49e1bb8e5b6b0e3ceace2dbddb5796ece954e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 15 10:31:51 2012 +0000
sna/traps: Fix off-by-one for filling vertical segments in tor_inplace
If the last solid portion was exactly 4-pixels wide, we would miss
filling in the mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 27f8f121b3d7433c6c3470b048428ca088acd2c9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 23:43:20 2012 +0000
sna/damage: Handle a reduced damage rather than assert
As we may reduce a damage to empty along the migration paths and not
detect that reduced damage till later, handle those scenarios rather
asserting.
References: https://bugs.freedesktop.org/show_bug.cgi?42426
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit abd104600252f0ebd1eb77eb5419693e1c17deda
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 23:08:31 2012 +0000
sna: Treat unmapped but CPU-mappable bo as available for mapping
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c492c0064e23457bffdf4f9ab1a7c9f1be93a87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 23:05:58 2012 +0000
sna: Disable tiling for single row pixmaps (unless required for hw limits)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6890592cd2b2d6f0d06c530f5e770fdc98577d4f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 21:30:13 2012 +0000
sna/traps: Explicitly create an unattach pixmap for fallback
References: https://bugs.freedesktop.org/show_bug.cgi?id=42426
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23b5640a0f8d8a944275e574f4c72f2380f7ed7a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 20:48:56 2012 +0000
sna: Avoid using kgem_bo_reference() internally
So that we can keep the assertion to track the refcnt elsewhere.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 03731b4e37b0cbd3a1cb8c8ec08fddf0f670a918
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 20:46:59 2012 +0000
sna: Ellide no-op image glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0e05b4294b2f150a41dd95d52c2e6ee8479283d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 20:19:30 2012 +0000
sna: Don't mark cached upload buffers for inactivity expiration
As these do not follow the normal rules of damage tracking, we have to
be careful not to force migration.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42426
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96ead26c4dddab637875c74a9afca6fd6662352b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 19:56:42 2012 +0000
sna: Add a couple of asserts for inactive_partial reference counting
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a4ac18e37521d54dc36b215cbd27c56d20b2922
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 11:51:39 2012 +0000
sna/traps: Use a more direct fallback path for the CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8580677ee6725144acf63f5cc2f8097376352d6e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 11:46:18 2012 +0000
sna/traps: Rasterise using pixman inplace where appropriate
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8a303f195b53a78dcbb2b6c84e7e691bedc86d25
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 11:26:03 2012 +0000
sna: Remove existing damage before overwriting with a composite op
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 63eeb98463a77adadc26d9de1e640b75eefebf1a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 14 10:30:47 2012 +0000
sna/gen3: Look harder to see if we can indeed use the BLT for composite
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d23ee0380b61e0dfd3ed56b8b4a15fd0b7956491
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 13 22:00:25 2012 +0000
sna: Reuse the cached upload as a source GPU bo
References: https://bugs.freedesktop.org/show_bug.cgi?id=42426
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0acec1685328b1dd9dffa804a27a122fc6e4225a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 13 21:29:57 2012 +0000
sna: Defer the release of the upload buffer cache till retirement
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06b28d541bdf2607edc2eb476919b28e747885d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 13 20:01:53 2012 +0000
sna: Destroy the cached upload buffer if before copying into it
As we discard the buffer after the next batch, we will lose the contents
of the pixmap. Instead discard the cache, and treat it as a normal
shadow again.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42426
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 015db20287ec90f81ddb7eb2e7ce23b90aacfb2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 13 16:29:41 2012 +0000
sna: Refactor source upload-to-gpu
This was originally split between into functions for flexibility that
nothing used, so merge the duplicated code into a common function.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6dfe28f978b59ab2fc44cdd8ddf3743d6507588b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 13 15:47:27 2012 +0000
sna/gen6: Remove the double application of the render offset
Cut'n'paste error from an older generation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c751242e245eb168b92616bdcea3421be4e420bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 13 12:04:04 2012 +0000
sna: Only use the cpu bo for xfer between CPU and GPU if either is busy
The synchronisation costs overwhelm any benefit from offloading the
copy, unless we are currently streaming the updates anyway.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9668a772f15ab36d643a9b0616b309856146c89
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 23:28:51 2012 +0000
sna: Reduce OVER with a clear pixmap to a BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ea58256f5ce6e1c0f48d366ff7a1fbf300600de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 23:05:17 2012 +0000
sna: Reuse the same upload buffer for the duration of the batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b9abe2be1f54bd8e8593ed155cc4725ac97627a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 21:09:19 2012 +0000
sna: Prefer to render very thin trapezoids inplace
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1e2d6ee31a21267ba27e4bebb883aaab08a12f30
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 20:34:42 2012 +0000
sna: Always reset the source counter after rendering to with the CPU
The goal is to avoid moving to the GPU too early for a frequently
modified CPU buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7bde1f55a1075eefab0f083833508265fc0e91e7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 20:25:50 2012 +0000
sna: After move-to-gpu signals yes, force the GPU bo creation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ee7de1f1711d1058e5812c6aa0d94ecf9af7d8d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 20:09:05 2012 +0000
sna/trapezoids: Reduce mono ADD/OVER against a clear background to a SRC
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 99c239e380b9f5134afc75bf55bf3f69e5113e38
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 19:49:30 2012 +0000
sna: Treat backing pixmaps no differently from their forward facing cousins
Another fix for the large buffers overhaul.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28792be1f31190171644d911d7b5573186fe2df2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 19:45:35 2012 +0000
sna/display: Only flush pending output when installing a new scanout
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 278c329b9e2aa9a94bd0d0ee73939814ac514e3d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 11:50:54 2012 +0000
sna/trapezoids: Further improve the clipping criteria for inplace traps
Not only must we defend against the span starting too far to the right,
we must also defend against the span terminating too far to the left.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ae45584327a10b05f7aee99bcb71e9d990a3e9b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 12 10:49:46 2012 +0000
sna/trapezoids: Add paranoia to ensure that the span starts within the clip
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47226
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8136bc5e113ae06c30def3c91b1615e5fab8af44
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 11 19:45:55 2012 +0000
sna: Make the maximum BLT pitch assertions consistent
The maximum permissibly BLT pitch value is 32767, so make the assertions
match...
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47206
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 989615493608525fc252e4e94ac7259cba0741f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 22:44:16 2012 +0000
sna: Feed fallback mono trapezoids through the mono rasteriser
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 552e4fbd2c25eb5ab0ae77e11f5f8ba2fdb29daa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 20:02:44 2012 +0000
sna/traps: Add a fast path for narrow masks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 494edfaaacaae13adfa5e727c66a83cb2294d330
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 12:19:33 2012 +0000
sna: Handle partial reads with a pending clear
Skip the filling of the whole pixmap if we have a small read and we
know the GPU bo is clear. Also choose to operate inplace on the GPU bo
if we meet the usual criteria.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bd62dc73dcdbab34aa5c83382e46c7315d554a1a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 10:37:34 2012 +0000
sna/traps: Apply somes simple but common operator reduction for clipmasks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c25a3f7f46010660f441070ab7b9d5d1bc39ed0d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 09:43:46 2012 +0000
sna/dri: Only delivered a delayed flip if the drawable is still on the root
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 93846b468e778440549ef0cae171c7fe9678ed9a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 09:43:24 2012 +0000
sna/traps: Remove some dead code
This function was never used in this implementation, remove it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90c995736555ce14b08b69a42832d9774ba58304
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 9 00:37:32 2012 +0000
sna: Emit a INFO when compiled with debugging enabled
It is useful to know and to receive confirmation that you have
successfully compiled and executed the driver with debugging enabled.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2e194f33db0437ea2f25c22efdad9552aefcab2f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 18:07:22 2012 +0000
sna/traps: Fix the initialisation of the error term for vertical mono edges
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 635c604b787625f93763001951f8bdf66482c682
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 18:06:51 2012 +0000
sna/traps: Unroll insertion sort
As the compiler cannot know the loop is bounded by a sentinel, manually
unroll it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a087430ad99c06e79249d2cdd019cb8bf7f955d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 17:13:39 2012 +0000
sna/gen6: Replace the memset with explict initialisation
The profiles told me to kill it...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 61226cd41faf320f79ee4bd72dc77163079da853
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 13:41:58 2012 +0000
sna: Fix handling of large glyphs following large and shared buffer work
Part of the large buffer handling was to move the decision making about
whether to create GPU bo for a pixmap to creation time. The single
instance where we change our minds later is involving large glyphs which
we choose not to cache.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aa7a2bd71275e069a2e4383a26355854b0b8044c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 12:27:23 2012 +0000
sna: Fix reversed logic for CREATE_NO_RETIRE
If the flag is set, we cannot retire, not the other way around!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8d520950edb5cec878999a09d3f7e6f8b15bf5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 12:13:36 2012 +0000
sna: Avoid NULL deference in DBG
Only print out the details of the allocated CPU bo, if we actually
allocate it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33af42e6284f104ed3c4cdba4bf3b1c29322ce9c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 12:10:24 2012 +0000
sna: Force the creation of a backing pixmap for scanout
Ordinarily if the GPU is wedged, we just want to create a shadow buffer.
Except that we must ensure that we do allow a bo to be created for
attaching to the scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6abfa4c5662e5294edc501953dbfa7aabf0b2f57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 11:59:02 2012 +0000
sna: Mark the pixmap for writing when creating the screen resources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c5ebd6a3ecf3bd83747003bc272a736b7c333c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 11:13:34 2012 +0000
intel: Fix typo s/asert/assert/
The joy of conditional compiles masked this compilation failure when
testing.
Reported-by: Reinhard Karcher <reinhard.karcher@gmx.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6474883d325cff443da9ceaa99ec734e6cdc1d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 11:04:05 2012 +0000
sna/gen2+: Use the reduced operator from CompositeRectangles
Do not attempt to further reduce the operator locally in each backend as
the reduction is already performed in the upper layer.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42606
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ae3cd36ae98fa43716ef482e70364e7563cf1ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 10:51:05 2012 +0000
sna: Tidy marking pixmap->clear for CompositeRectangles
Reduce the two unsightly checks into one.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b21659ef2f9cec799b8215a2e5481667bc744bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 10:50:32 2012 +0000
sna: Add some assertions around pixmap creation for render operations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7d74300647dd815ae5b4399f84ea339045d12563
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 09:54:16 2012 +0000
sna: Discard unbound partial buffers
Instead of keeping a virgin partial buffer around on its inactive list,
just transfer it to the global bo cache (in actuality destroy it since
it is just a kmalloc with no pages bound).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9eb8ba4df2a99342dbb3569c043d84aa82506aba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 09:42:58 2012 +0000
sna: Preserve the offset alignment when trimming unused rows from partials
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e6166a0e87a00248d0d4925953c923850f5b840
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 02:09:25 2012 +0000
sna: Becareful not to reduce operators for superluminal colors
wine-1.4 is such an example of a crazy application.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42606
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f73cc706ff39cd4c10433791f12b5f829f62e6d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 08:54:24 2012 +0000
sna/dri: Use a counter for the number of DRI drawables attached to a pixmap
The root pixmap, for instance, may have unique DRI2Drawables for each
inferior window. We only want to clear the flush flag on the last
release, so we need to keep a count of how many DRI drawables remain
attached rather than a solitary flag.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49a80ce1ff336fb2fa7d214bd3fddbce5a62b77a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 15:52:41 2012 +0000
sna/gen2+: Prefer not to fallback if the source is busy
As if we try to perform the operation with outstanding operations on the
source pixmaps, we will stall waiting for them to complete.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4899740f6f0f5b1a5b2b3490502ccdeb7b092877
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 8 00:57:12 2012 +0000
sna: Do not reset partial buffers if they are not attached to the current batch
As we may be holding on to them as an active mapping whilst they are
executing; reseting the used counter back to zero in this case can cause
corruption.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72a7538d4e7bcf0bd7455d9e67d8751e17739e6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 15:45:21 2012 +0000
sna: Convolution filter fixes
A couple of typos made the convolution filter explode rather than
convolve.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34fe3cbb316c36c7022735cf9b03d8b655e04434
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 17:49:01 2012 +0000
sna: Avoid recursive calls to kgem_retire_partials()
Whilst iterating the partial list and uploading the buffers, we need to
avoid trigger a recursive call into retire should we attempt to shrink a
buffer. Such a recursive call will modify the list beneath us so that we
chase a stale pointer and wreak havoc with memory corruption.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=47061
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46c79e4d59ec4f90a1fa97b24a3e7058fdbfa6ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 13:17:21 2012 +0000
sna: Restore checking for all-clipped-out for CompositeRectangles
In the refactoring to avoid repeatedly applying the singular
pCompositeClip, the check for the all-clipped state was lost.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9944f1834a9c53091e4415f928f917e9247f17c5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 10:47:42 2012 +0000
sna/gen2: Fix transformation of linear gradients
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df25495eaab5bcd5baf86047a2dd0149eea00d1e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 10:43:24 2012 +0000
sna/gen4: Hook in the poor-man's linear gradient
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 69d6a0387b8eec8396631714a0564b7e28d187ab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 10:43:24 2012 +0000
sna/gen5: Hook in the poor-man's linear gradient
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0d3c4f661bace84b78b194eaeee7bfa009a32cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 10:43:24 2012 +0000
sna/gen7: Hook in the poor-man's linear gradient
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dcc364a7b190ce9cec2ff35aa22c10529f84e4c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 7 10:40:50 2012 +0000
sna/gen6: Add poor-man's linear implementation
Still no JIT, in the meantime we can at least cache the gradient ramps.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 232972c0e5bd833c1d0b33432fa8092c601fd0e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 6 12:17:03 2012 +0000
sna: Remove the 2-step damage flush
The idea was to reduce the number of unnecessary flushes by checking for
outgoing damage (could be refined further by inspecting the reply/event
callback for a XDamageNotifyEvent). However, it does not flush
sufficiently for the compositors' liking. As it doesn't appear to restore
performance to near uncomposited levels anyway, remove the complication.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb10ade0fc8e21cd01c0d8acba7891fd7f2aa222
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 5 22:55:57 2012 +0000
sna: Defer the FlushCallback removal until after the next flush
Try to reduce the amount of Add/Delete ping-pong, in particular around
the recreation of the DRI2 attachment to the scanout after pageflipping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 60dacdb127599606db13ad111af8ce26c1141da5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 5 22:46:20 2012 +0000
sna: Only install the flush callback for the duration of the foriegn buffer
After we are no longer sharing the bo with foreign clients, we no longer
need to keep flushing before every X_Reply and so we can remove the
callbacks to remove the overhead of having to check every time.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b39d9f9166547effe066acfc3327dd88a019d273
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 5 22:29:38 2012 +0000
sna: Check for flush at the start of every WriteToClient
The goal is to simply avoid the flush before going to sleep when we have
no pending events. That is we only want to flush when we know there will
be at least on X_Reply sent to a Client. (Preferably, it would a Damage
reply!) We can safe assume that every WriteToClient marks the beginning
of a new reply added to the Client output queue and thus know that upon
the next flush event we will emitting a Reply and so need to submit our
batches.
Second attempt to fix a438e4ac.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f30b0beea4f5657a60eb5b286f41105298fa451a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 4 22:23:39 2012 +0000
sna/trapezoids: Ellide empty cells
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b69c9dfae128ed69a397a066b8fbe62012742bf1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 5 21:05:34 2012 +0000
sna/composite: Skip clipping the rectangle region against the singular clip
As we will already have taken it into account when constructing the
region from the rectangles.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4846168a60feca7437f0039612ba9986c5f8d77
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Mar 5 21:04:25 2012 +0000
sna: Flush dirty CPU damage before notifying the compositor
Fixes regression from a438e4ac (sna: Revamp vmap support)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d7600e4e7726bb8bd6c7256ad2baf195d4427c60
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 4 19:12:29 2012 +0000
sna: Add some assertions to partial buffer list tracking
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b5d556a93ac0afebf6c1dd02e0c92f6eb73f633
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Mar 4 15:48:33 2012 +0000
sna: Fix assertion for checking inactive shadow buffers
We may have an ordinary malloc with no CPU bo attached so check before
dereferencing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aaed9e9722aa30a3d6dc9a3f07309655de65b6bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 23:31:24 2012 +0000
sna: Encourage promotion of snooped CPU bo to real GPU bo
This fixes the regression in performance of fishietank on gen2. As
the texture atlas is too large to be tiled, one might presume that it
has the same performance characteristics as the snooped linear CPU
buffer. It does not. Therefore if we attempt to reuse a vmap bo, promote
it to a full GPU bo. This hopefully gains the benefit of avoiding the
copy for single shot sources, but still gives us the benefit of avoiding
the clflushes.
On the plus side, it does prove that gen2 handles snoopable memory from
both the blitter and the sampler!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 599cd0e8ef3080fc735860bef4e47107c1c05f9a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 20:18:32 2012 +0000
sna: Align allocations with partial buffers to 64 bytes.
A magic number required for so many functions of the GPU. In this
particular case it is likely to be that the offset of a texture in the
GTT has to have a minimum alignment of 64 bytes.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=46415
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4918e309dfadaf14da6997468f08db03ac0a6327
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 18:18:48 2012 +0000
sna: Silence an assertion failure during shutdown
Clear the scanout flag on the front buffer during teardown to silence
the debugger.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f890fc25c6c2ca358323be5a0d636c3f2ab4b298
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 18:11:56 2012 +0000
sna: And fix compilation for last commit
I skipped a GCC warning about the implicit function declaration, which
of course results in a runtime silent death. Oops.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f853acfeccb92885f154b03125d5716591a87bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 17:36:50 2012 +0000
sna: Prevent backing pixmaps being created later
We used to allow the backing pixmap to be created later in order to
accommodate ShmPixmaps and ShmPutImage. However, they are now correctly
handled upfront if we choose to accelerate those paths, and so all
choice over whether to attach to a pixmap are made during creation and
are invariant.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 866a61a2590f0c5ae6592a13d4e3de3e68f5e373
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 16:06:59 2012 +0000
sna: Disable vmap on 965gm
The sampler just dies if it encounters a snoopable page, for no apparent
reason. Whilst I encountered the bug on Crestline, disable it for the
rest of gen4 just to be safe.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1c653786895fc30be0e88455ce5f9caf9adc835d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 14:34:23 2012 +0000
sna: Pass usage hint for creating linear buffers
As we wish to immediate map the vertices buffers, it is beneficial to
search the linear cache for an existing mapping to reuse first.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 29ec36ff063472e0744af99aa81ed5ad8e291a36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 10:01:07 2012 +0000
sna: Only discard the inplace flag for LLC partial buffers
KGEM_BUFFER_WRITE_INPLACE is WRITE | INPLACE and so the typo prevented
uploading of partial data through the pwrite paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f039ccf9587eb07528034c3247a6e700c87a5500
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 2 09:47:10 2012 +0000
sna: Be careful not to discard the clear operation for move-region-to-cpu
When moving only a region to the CPU and we detect a pending clear, we
transform the operation into a move whole pixmap. In such situations, we
only have a partial damage area and so need to or in MOVE_READ to
prevent the pending clear of the whole pixmap from being discarded.
References: https://bugs.freedesktop.org/show_bug.cgi?id=46792
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 392593e61dac3ac65ee8e32de492c4439413ee85
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 1 17:54:51 2012 +0000
sna/gen5: Help the compiler avoid an uncached read
Debug builds are excruitatingly slow as the compiler doesn't store the
temporary in a register but uses an uncached readback instead. Maybe
this will help...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c0c04cac245db046ef17ff24c32e6ab93535f48
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 1 14:52:39 2012 +0000
sna: Split storage of inactive partials
As we now attempt to keep retain partial buffers after execution, we can
end up will lots of inactive buffers sitting on the partial buffer list.
In any one batch, we wish to minimise the number of buffers used, so
keep all the inactive buffers on a seperate list and only pull from them
as required.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a438e4ac9ba162e870fb22bc54024d35daa2121e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 28 19:15:34 2012 +0000
sna: Revamp vmap support
Dust off the kernel patches and update to reflect the changes made to
support LLC CPU bo, in particular to support the unsynchronized shadow
buffers.
However, due to the forced synchronisation required for strict client
coherency we prefer not to use the vmap for shared pixmaps unless we are
already busy (i.e. sync afterwards rather than before in the hope that
we can squash a few operations into one). Being able to block the reply
to the client until the request is actually complete and so avoid the
sync remains a dream.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 272f5d9f8407d8084846b429c1722bddb3e861e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 1 11:10:03 2012 +0000
sna: Discard use of inplace GTT uploads on LLC architectures
As the buffer is cache-coherent, we can read as well as write to any
partial buffer so the distinction is irrelevant.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 43b1a717bae047c7ebbf99e6fa4c03b7a67896b8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 28 13:37:14 2012 +0000
sna: Sort the partial buffers after stealing a write buffer
It will be decoupled and not used again, but this keeps the sanity
checks happy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8198e5872c3771e2aefabe1e3e93afa94d2ea0ec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 28 10:42:19 2012 +0000
sna/gen3: Tweak glyph rendering fast paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c4f29820bca336af2c997bafc7ef288b455813c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 27 16:29:38 2012 +0000
uxa/gen3: Remove special casing of solid pictures
Fixes use of alpha-groups and opacity masks in cairo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f3066f0c70654f04f4acadf140e3c5c8dda051d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 27 13:58:58 2012 +0000
sna/gen2; Initialise channel.is-opaque for fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3640a0d4cb9e0f115fda9ea36212670f6ccafb22
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 27 12:28:22 2012 +0000
Revert "meh"
This reverts commit 4adb6967a84af8a04769c2d936a41f4a49ed1428.
Oops, this debugging commit was not intended to be pushed along with the
bugfix. :(
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fd8d74a6aedb6484e53e704d9f44e0bf83ae9ab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 27 12:06:50 2012 +0000
sna: Upload the ordinary partial buffers!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4adb6967a84af8a04769c2d936a41f4a49ed1428
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 27 11:36:35 2012 +0000
meh
commit 4fbb0baff525115037f7e5a1689541880a6cdafb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Feb 26 22:34:30 2012 +0000
sna: Avoid reusing mmapped partial write buffers for readback
An artefact of retaining the mmapped partial buffers is that it
magnified the effect of stealing those for readback, causing extra
writes on non-llc platforms.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3c398a6731874ba47e0a46bbd42bf9378e12ab8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 25 10:59:14 2012 +0000
sna: Retain unfinished partial buffers between batches
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8d773b88f45594f45174dc6f1a264d968690ce84
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 25 09:32:20 2012 +0000
sna/gen3+: Keep the vertex buffer resident between batches
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8cb773e7c809e1de23cd64d3db862d1f8e7e955a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 25 11:07:16 2012 +0000
sna: Ensure we trigger a retire for search_linear_cache
Bo used for batch buffers are handled differently and not tracked
through the active cache, so we failed to notice when we might be able
to run retire and recover a suitable buffer for reuse. So simply always
run retire when we might need to create a new linear buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1b4db8942e69d47aabfad3751165dc2252fa448
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 25 00:43:30 2012 +0000
sna: Skip a tiled bo when searching the cache for a linear mmap
If we change tiling on a bo, we are effectively discarding the cached
mmap so it is preferable to look for another.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85e48d2e5eb029d8c17714cb5e7db39ea06a2455
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Feb 24 21:40:44 2012 +0000
legacy: Rename XF86DRI to HAVE_DRI1 to avoid conflicts with xorg-server.h
We use the XF86DRI as a user configurable option to control whether to
build DRI support for i810, but it is also used internally within xorg
and there exists a public define in xorg-server.h which overrides our
configure option. So rename our define to HAVE_DRI1 to avoid the
conflict.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=46590
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96db90e819a1990c2d139725e522055e92def959
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Feb 24 21:36:30 2012 +0000
legacy: Delete unused XF86DRI_DEVEL #define
References: https://bugs.freedesktop.org/show_bug.cgi?id=46590
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b870a3e5cd922ce37050ece73e2469802dd21da2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Feb 24 11:21:49 2012 +0000
configure, NEWS: Bump version to 2.18.0 for release
Another quarter, a bit late as I was debugging a few regressions,
another release.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b5cd6780ef7cae8f49d71d7c8532597291402d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Feb 24 11:14:26 2012 +0000
uxa: Add a option to disable the bo cache
If you are suffering from regular X crashes and rendering corruption
with a flood of ENOSPC or even EFILE reported in the Xorg.log, try
adding this snippet to your xorg.conf:
Section "Driver"
Option "BufferCache" "False"
EndSection
References: https://bugs.freedesktop.org/show_bug.cgi?id=39552
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8ca50818cd4f82e0ad8eeb245e8ee838b083056
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Sat Feb 18 13:49:02 2012 -0500
Revert "Update autotools configuration"
This reverts commit 9184af921bc2f332fcb6c9b47001414378eab8e2.
All X.Org modules must be able to be configured with autoconf 2.60.
In addition, version 2.63 has GPL licensing issues which prevents
some vendor to release software based on it.
The AM_SILENT_RULES are already handled by XORG_DEFAULT_OPTIONS.
All X.Org modules must be able to be configured with libtool 1.5.
AM_MAINTAINER_MODE default value is "enabled" already.
We use the same autogen script for all x.org modules.
There are proposals for changes which should be reviewed and eventually
applied to all modules together.
The lt*.m4 patterns are already included in the root .gitignore file.
This can be proposed as a change to all modules, but it invloves
changing the topvel .gitignore, the m4/.gitignore, the ACLOCAL_AMFLAGS
and the AC_CONFIG_MACRO_DIR together.
For more information on project wide configuration guidelines,
consult http://www.x.org/wiki/ModularDevelopersGuide
and http://www.x.org/wiki/NewModuleGuidelines.
Acked-by: Matthieu Herrb <matthieu.herrb@laas.fr>
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit a647aff5124674b638ef52152a5c16c27466eed7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 12:04:09 2012 +0000
sna/gen3: Silence the compiler complaining with DBG enabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd3a618f583a546bafbe0c171a267774adc4d72b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 10:40:57 2012 +0000
sna/gen4 Refactor get_rectangles() to re-emit state after a flush
Condense the work performed by each caller into the callee.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a3fa4d1b6849b666a9232b017ce82329494621b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 10:40:57 2012 +0000
sna/gen7 Refactor get_rectangles() to re-emit state after a flush
Condense the work performed by each caller into the callee.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe914eaca4b9178ab3d14053a703772f93295895
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 10:40:57 2012 +0000
sna/gen5 Refactor get_rectangles() to re-emit state after a flush
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ecf882c838c1f044b4ed3add486b6579ea2c431
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 10:40:57 2012 +0000
sna/gen6: Refactor get_rectangles() to re-emit state after a flush
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dfa21713c27eb9135cb5e1745807324e49422fde
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 10:29:38 2012 +0000
sna/gen3: Refactor get_rectangles() to emit composite state and retry
As gen3 only uses the single state emission block, and uniformly calls
get_rectangles(), we can move that caller protocol into the callee.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a48e6e0db970ad07cd7452ba24c362d0c2fcf1bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 10:17:34 2012 +0000
sna/gen3+: Force a batch flush when run out of CA vbo
As we prematurely end the batch if we bail on extending the vbo for CA
glyphs, we need to force the flush.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 57c19b10db2b512c52a593fad98b5ac5db4f1497
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 23 00:33:16 2012 +0000
sna: Use a CPU mapping if the bo is already in the CPU domain
The heuristic of using the mapping only before the first use in an
execbuffer was suboptimal and broken by the change in bo initialisation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 510767e213c2f44563f5c438ad1234113567be90
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 22 18:33:09 2012 +0000
sna/gen4: Fix vertex flushing across batch flushing
Due to the w/a for its buggy shaders, gen4 is significantly different
that backporting the simple patch from gen5 was prone to failure. We
need to check that the vertices have not already been flushed prior to
flushing again.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6392048e3e761b35644268ef161045524cfa369
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 22 17:00:38 2012 +0000
sna/blt: Avoid clobbering the composite state if we fail to setup the BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e86da64be947fe4b8b5f285d26d200827847a8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 22 14:36:35 2012 +0000
sna/gen3+: Flush the vertices during vertex-finish
But only when finishing the vbo, which is the tricky part of the recent
CA glyph bugs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 71512b2438e06b2bd256aff3657797152fbef38e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 22 13:44:24 2012 +0000
sna: Clear the flush flag on release of scanout/dri
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=46445
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 025d3d46dc28e967b4f42e5748d13c7fb3ad283b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 22 13:17:01 2012 +0000
sna/trapezoids: Only the inplace PictOpIn is unbounded
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b02f866d67d60538368619849f2acda4c1706476
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 22 09:15:25 2012 +0000
sna: Ensure we restore the shadow pixels before uploading CPU data
Reported-by: Joe Nahmias <joe@nahmias.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=46425
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit be5df7b5ab487a1282c96dda92f3799e35cd19af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 23:27:33 2012 +0000
sna/gen5: Remove CA glyph workaround
The root cause has been found and destroyed, so the w/a is now
redundant.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6038cede83e7f360428b4625d288411794f9d052
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 21:26:29 2012 +0000
sna/gen3+: Re-emit composite state after flushing CA vertices
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42891
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe6602cbbc4eed1b88ac731a30b46cc970ea444f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 21:26:29 2012 +0000
sna/gen3+: Only flush the vertices after checking for end-of-batch
Or upon actually closing the vertex buffer.
However, the underlying issue remains. That is we are failing to re-emit
the first-pass for CA text after flushing the vertex buffer (and so
emitting the second-pass for the flushed vertices).
Reported-by: lemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=42891
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 168c87a340119e65b1d7ccbbf59da820044ca936
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 13:16:43 2012 +0000
sna: Clear the scanout flag after releasing the scanout pixmap
In the future, this will be a good place to restore the cache level of
the bo as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d7415742a5f78958489216f450411603b1eff9a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 16:33:26 2012 +0000
sna/dri: Queue a flush on the back DRI2 when enqueing a flip
As we may wait upon the bo having finished rendering before we can
execute the flip, flushing the render cache as early as possible is
beneficial
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2715a455f7bfbecd7a6977184dc6180a09d06e1f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 14:49:30 2012 +0000
uxa: Prevent laggy applications by throttling after rendering
Before blocking and waiting for further input, we need to make sure that
we have not developed too large a queue of outstanding rendering. As we
rendering to the front-buffer with no natural throttling and allow X
clients to render as fast as they wish, it is entirely possible for a
large queue of outstanding rendering to develop. For such an example,
watch firefox rendering the fishietank demo and notice the delay that
can build up before the tooltips appear.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 26721893cb41cef66db7ef626881d1eba8a5bdea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 13:31:16 2012 +0000
sna: Mark the pixmap as active for the force-to-gpu short-circuit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1541f1afca028453379083e564bc82debf0ba39a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 13:17:35 2012 +0000
sna: Skip the CPU synchronization when marking a pixmap as inactive
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 74fd55a96bd6c63e9c49a4b7fee7ef91f6b00a2c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 13:11:32 2012 +0000
sna/dri: Ensure that we reattach to the DRI2 front buffer after modeswitch
If we change the Screen pixmap due to a change of mode, we lose the
flag that we've attached a DRI2 buffer to it. So the next time we try to
copy from/to it, reassert its DRI2 status.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d051793b9194060f5408503b1fac56958c6e58e4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 11:42:31 2012 +0000
sna/dri: Improve error handling of failing to create a DRI2 pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 580ae520cad749fb86a1bddd0fa2bcadfd60abb6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 10:55:46 2012 +0000
sna: Short-circuit repeated calls to force-to-gpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f2aafb98026b5c476b7f84aa2dc4c1f9ba2e573d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 10:43:11 2012 +0000
uxa: Silence compiler warning for const arguments
i965_video.c: In function 'gen6_create_cc_state':
i965_video.c:1374:12: warning: passing argument 4 of
'intel_bo_alloc_for_data' discards 'const' qualifier from pointer target
type [enabled by default]
Repeated ad nauseam.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 507f72d6d44963cae5d8d4b9da68165f73c6fd36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 10:39:48 2012 +0000
uxa: Remove DPRINTF stubs
It wasn't being used for anything non-trivial and was throwing compiler
warnings, so remove it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c72a67390ea243bf43e2ee4efe237ab88a4615b7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 10:21:56 2012 +0000
sna/dri: Update for AsyncSwap interface changes
We now need to return TRUE/FALSE depending on whether we need to
invalidate the drawable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 27bc2acf0e6a0e5e071e0d187bdf71577e821af8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 09:29:41 2012 +0000
sna: Fix use of RegionInit() for singular regions
For a singular region, we want to use a value for nboxes of 0 not 1,
fortunately if you pass in a box, it ignores the value of nboxes.
RegionInit() is a most peculiar API!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d98b41ce4323b43d2359349a04a4a56559e341a2
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Fri Feb 17 19:50:52 2012 +0800
uxa/glamor/dri: Should fixup the drawable pixmap.
Two fixes in this commit, first we only need to check the
front left buffer, for other attachment we don't need to
check them. The second is, we should fixup the pixmap's
drawable not the original drawable.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1e0d702c3a77f6db3dfd55b8cafc5fca4d778751
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Fri Feb 17 19:50:51 2012 +0800
uxa/glamor/dri: Enable the pageflip support on glamor.
To support easy buffer exchange at glamor layer, glamor
added a new API glamor_egl_exchange_buffers() to exchange
two pixmaps' EGL image and fbos and textures without
recreating any of them. But this simple method's requirement
is that there are two pixmaps. A exceptional case is:
If we are using triple buffer when do page flipping, we
will have an extra back_buffer which doesn't have a pixmap
attached to it. Then each time we set that buffer to a
pixmap, we will have to call the create_egl_textured_pixmap
to create the corresponding EGL image and fbo and texture
for it. This is not efficient.
To fix this issue, this commit introduces a new back_pixmap
to intel structure to hold the back buffer and corresponding
glamor resources. Then we will just need to do the light
weight buffer exchanging at both DDX and glamor layer.
As the new back pixmap is similar to the screen pixmap
and need to be handled carefully when close screen. As the
glamor data structure is a per screen data, and will be
released at its close screen method. The glamor's close
screen method must cleanup the screen pixmap and back
pixmap's glamor resources. screen pixmap is easy to get,
but there is no good way to store the back pixmap.
So the glamor add a new API glamor_egl_create_textured_screen_ext
function to pass the back pixmap's pointer to glamor layer.
This commit make us depend on glamor commit: 4e58c4f.
And we increased the required glamor version from 0.3.0 to 0.3.1
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce7a57994d662f340b9457a2750e4385e7d669cd
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Fri Feb 17 19:50:50 2012 +0800
uxa/dri: Refine the pageflip processing.
Add a new element back_name to intel structure to track
the back bo's name then avoid flink every time.
And at function I830DRI2ExchangeBuffers, after finish
the BO exchange between info's front and back pixmap,
it set the new front bo to the screen pixmap. But the
screen pixmap should be the same as front's pixmap,
so this is a duplicate operation and can be removed.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
commit 1a65e2b8a2ebfb4d736efb7631515babad75faf2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 21 08:09:52 2012 +0000
sna: Split up/down edge walking in order to handle endpoint clipping
In order to prevent walking upwards off the top of the pixmap when
rendering a clipped vertical edge, we need to tweak the boundary
conditions for the vertical edge walker.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=46261
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ea44997553ffdf57b346dc9d83742c511c9e5a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 20 23:50:42 2012 +0000
sna: Restore the shadow pixels when reducing CPU damage to all
Reported-by: Joe Nahmias <joe@nahmias.net>
References: https://bugs.freedesktop.org/show_bug.cgi?id=46346
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dbe0580e207ad85cb6a659f86c5746a7ecbcd036
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 20 16:30:53 2012 +0000
sna: gen4+ suffer no penalty for changing tiling
On gen4, the tiling/fence constraints are fairly lax, only requiring
page alignment of the object and its size, and so we can switch
tiling modes without incurring a GPU stall on active bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b68b76cf54a322e80685f1ec93538cd6c5813ea4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 20 13:38:11 2012 +0000
sna: Move sync'ing of CPU bo after allocation to first write
The idea was that we could afford to allocate an active CPU bo for
copying to from using the GPU and later sync just before we need to
write to the shadow pixels. Having the sync inside the allocation
function potentially causes an unwanted stall.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bbb6794a3b97b1fcf72c8712ab0ec591683b128b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 20 12:25:31 2012 +0000
sna: Trim clipped lines to end within bounds
References: https://bugs.freedesktop.org/show_bug.cgi?id=46261
References: https://bugs.freedesktop.org/show_bug.cgi?id=45673
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 805bc3310cd0a13eab8e48e7615bdd42638cfa33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 20 12:09:19 2012 +0000
sna: When reversing line-drawing direction, use the clipped endpoint
Make sure we take the clipping into account if we choose to reverse the
draw direction (to maintain left-to-right inside the box emission).
References: https://bugs.freedesktop.org/show_bug.cgi?id=46261
References: https://bugs.freedesktop.org/show_bug.cgi?id=45673
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f0a4a5f7224003a0cd226137de5a068949a41b4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 20 09:52:37 2012 +0000
sna/dri: Ensure the domain tracking is reset when releasing bo used for swaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7d147c7462ba183f5316e7e8dafeca62add6f97c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Feb 19 17:50:56 2012 +0000
sna: Correct tile sizes for Y-tiling on i915g
128-byte Y-tiling wasn't introduced until the 945.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95391b7312147760d8da01fce68b8398aa8e4e2f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 16 22:01:41 2012 +0000
sna/trapezoids: Presume that Precise mono rasterisation adheres to the spec
References: https://bugs.freedesktop.org/show_bug.cgi?id=46156
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 52b11f63d7922032caef0f0a5979b080dbddcbfc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 16 11:22:23 2012 +0000
sna: Upconvert fallback trapezoids to a8
Since the hardware only handles a8 without tricky emulation and pixman
insists on using a1 for sharp trapezoids we need to ensure that we
convert the a1 to a8 for our trapezoidal mask.
More worryingly, this path should never be hit...
References: https://bugs.freedesktop.org/show_bug.cgi?id=46156
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8050ced6204f5aca12e6c57f86308b6ad1b98209
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 15 17:01:18 2012 +0000
sna/dri: Mark bo as reusable after completion of a flip-event
After the flip chain is completed, any residual buffers are no longer in
use and so available for reuse.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc046aabde76142fce130773d78d797d7d750ab7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 15 16:08:23 2012 +0000
sna/dri: Don't attempt to change tiling if it is a no-op
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 66cc9c69657ac2703f2c7fc3c2c50f06bf5daa99
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 15 11:58:42 2012 +0000
Be paranoid about the definition of container_of
Replace any existing definition with a correct version, since there are
broken container_of macros floating around the xorg includes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c0376b7f7b083ab2e87edc36e56fd8eb99c3cd05
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 13 00:48:15 2012 +0000
Add a missing macro for old xorg/list.h
list_last_entry() needs to be defined if we are including the xorg
list.h as opposed to our standalone variant.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87bed52180cd2abd80ef6b58384f9fd9c9968f7b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 11 20:54:18 2012 +0000
Include a local copy of list.h
In 1.11.903, the list.h was renamed to xorg-list.h with a corresponding
change to all structures. As we carried local fixes to list.h and
extended functionality, just create our own list.h with a bit of
handwaving to protect us for the brief existence of xorg/include/list.h.
Reported-by: Armin K <krejzi@email.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45938
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c64ebee5fdccf313cbd3c73850e02e6fa7dd2a65
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 11 13:31:12 2012 +0000
sna/gen6: Prefer the render ring for copies
Slower for fills, but on the current stack faster for copies, both large
and small. Hopefully, when we write some good shaders for SNB, we will
not only improve performance for copies but also make fills faster on
the render ring than the blt?
As the BLT copy routine is GPU bound for copywinpix10, and the RENDER
copy routine is CPU bound and faster, I believe that we have reached the
potential of the BLT ring and not yet saturated the GPU using the render
copy.
Note that we still do not casually switch rings, so the actual routine
chosen will still be selected by the preceeding operations, so is
unlikely to have any effect in practice during, for example, cairo-traces.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a9b50177408c919ed5c6c2463f687476af2c698
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 11 11:02:53 2012 +0000
sna/gen6: Suppress the CS stall for the first command in the batch
The batch emission serves as a full stall, so we do not need to incur a
second before our first rendering.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cbe8bed83f0b4097958c4541ad7809a05e6c6f43
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 11 10:58:05 2012 +0000
sna/gen7: Mention the depth-stall required before changing VS state
Because one day we may actually start using VS! Copied from the addition
of the w/a to Mesa by Kenneth Graunke.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6193f2f00fa7205f9d736340318c66d116dca53e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 9 14:16:17 2012 +0000
sna: Fix retire after readback
Upon reading, we encounter a serialisation point and so can retire all
requests. However, kgem_bo_retire() wasn't correctly detecting that
barrier and so we continued to using GPU detiling thinking the target
was still busy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d8369f8e60fd4f5a0ef49f3e9866ea5ecb21927
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 8 13:15:46 2012 +0000
sna/gen2+: Force upload rather than perform source transformations on the CPU
If both the source and destination is on the CPU, then the thinking was
it would be quicker to operate on those on the CPU rather than copy both
to the GPU and then perform the operation. This turns out to be a false
assumption if transformation is involved -- something to be reconsidered
if pixman should ever be improved.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8634d461bd9e5a3d3f75b0efc11db87b8d3e1245
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 8 09:13:27 2012 +0000
sna: Limit max CPU bo size to prevent aperture thrashing on upload
Copying between two objects that consume more than the available GATT
space is a painful experience due to the forced use of an intermediatory
and eviction on every batch. The tiled upload paths are in comparison
remarkably efficient, so favour their use when handling extremely large
buffers.
This reverses the previous idea in that we now prefer large GPU bo
rather than large CPU bo, as the render pipeline is far more flexible
for handling those than the blitter is for handling the CPU bo (at least
for gen4+).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b16972d7850b2347efc084311d664e14263cba1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 23:45:37 2012 +0000
sna: Check that we successfully retired an active linear buffer
If we go to the trouble of running retire before searching, we may as
well check that we retired something before proceeding to check all the
inactive lists.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 207b4d4482a6af4a39472ec20ff04fa0c9322d73
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 21:56:29 2012 +0000
sna: Relax must-be-blittable rules for gen4+
The render pipeline is actually more flexible than the blitter for
dealing with large surfaces and so the BLT is no longer the limiting
factor on gen4+.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 13c960db9ef876ee99991d97dfc34fef184c0341
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Thu Feb 2 11:30:57 2012 +0800
uxa/glamor: Use a macro to specify module name.
This depends upon glamor commit b5f8d, just after the 0.3.0 tag.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 70092bfbc51ddc5a51c9cae21c6b2852c216a6fc
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Wed Feb 1 19:47:28 2012 +0800
uxa/glamor: Refine CloseScreen and InitScreen process.
The previous version calls glamor_egl_close_screen and
glamor_egl_free_screen manually which is not align with
standard process. Now glamor change the way to follow
standard method:
glamor layer and glamor egl layer both have their internal
CloseScreens. The correct sequence is after the I830CloseScreen
is registered, then register glamor_egl_close_screen and
the last one is glamor_close_screen. So we move out the
intel_glamor_init from the intel_uxa_init to I830ScreenInit
and just after the registration of I830CloseScreen.
As the glamor interfaces changed, we need to check the
glamor version when load the glamor egl module to make
sure we are loading the right glamor module. If
failed, it will switch back to UXA path.
This depends upon glamor commit 1bc8bf tagged with version 0.3.0.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 798aad6c95a1a95fd587430dc7a6d59497a10ce1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 20:16:48 2012 +0000
sna/gen[4-7]: Fix erroneous scale factor for partial large bo render copies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea6588726107f1ab0ef5a8f69d420b5bff819a76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 15:26:50 2012 +0000
sna: Apply offsets correctly for partial src/dst in large copy boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 14c91e108464a305fb23b3313b842bfaeb9420fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 15:25:48 2012 +0000
sna/tiling: Request Y-tiles if we know we cannot BLT to either the src or dst
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3131217e3ecbdf6cd40b044bd31e8228ff5c6bff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 14:35:59 2012 +0000
sna: Mark up the temporary allocations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ec1ccb6bf6a984cbe3317e636d7ff73887348a46
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 13:37:52 2012 +0000
sna: Set the damage for render->copy_boxes to NULL before use
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 58f634b792c6d109c5f2374a3e24d759e744abb4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Feb 7 13:32:20 2012 +0000
sna: Handle tile alignment for untiled large bo more carefully
We ended up trying to align the upper bound to zero as the integer
divsion of the tile width by pixel was zero.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bf3518ea910a2a3c5b4500dcba7c829576fbfd47
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Tue Feb 7 09:40:54 2012 +0800
uxa/glamor/dri: Fix a typo bug when fixup glamor pixmap.
Should modify the old pixmap's header not the new one which
was already destroyed.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1467a4ba1a327877026cc76b3eabeb51d1415509
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 6 20:41:53 2012 +0000
sna: Use the proper sna_picture_is_solid() test
Rather than the specialised routines that assumed pDrawable was
non-NULL, which was no longer true after f30be6f743.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ef335a65a9d9f7eb96873201b546c25fd03d090c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 6 20:37:54 2012 +0000
sna: Search all active buckets for a temporary allocation
Reduce the need for creating a new object if we only need the allocation
for a single operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7e3aaf773f05ce82405e135c0f99b40b3c2f434
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 6 18:08:19 2012 +0000
sna: Use the clipped end-point for recomputing segment length after clipping
References: https://bugs.freedesktop.org/show_bug.cgi?id=45673
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f30be6f74392f5687ffe8bc9dd2c6dc024ae06c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 6 15:59:21 2012 +0000
sna/gen2+: Exclude solids from being classed as requiring an upload
We treat any pixmap that is not attached to either a CPU or GPU bo as
requiring the pixel data to be uploaded to the GPU before we can
composite. Normally this is true, except for the solid cache.
References: https://bugs.freedesktop.org/show_bug.cgi?id=45672
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f009386de87acccadb1803567e4c494e5e80a2a9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 6 09:50:03 2012 +0000
sna: If we have a CPU bo, do not assert we have shadow pixels
When transferring damage to the GPU, on SNB it is not necessarily true
that we have a shadow pixmap, we may instead have drawn onto an unmapped
CPU bo and now simply need to copy from that bo onto the GPU. Move the
assertion onto the path where it truly matters.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45672
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22e452ebe01c32a08599411743cf18f9ad0545a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Feb 6 09:19:56 2012 +0000
sna: Disable use of xvmc for SNB+
Not yet implemented, so don't bother setting it to fail.
References: https://bugs.freedesktop.org/show_bug.cgi?id=44874
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a8ed1a02ada1f8d2f910dfefb150d26c840bf9ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 4 20:13:07 2012 +0000
sna: Discard the redundant clear of the unbounded area if already clear
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b899a4b69696141ca8b897a7abf52649b09f7b3b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 4 20:07:49 2012 +0000
sna: Always pass the clear colour for PictOpClear
Having made that optimisation for Composite, and then made the
assumption that it is always true in the backends, we failed to clear
the unbounded area outside of a trapezoid since we passed in the
original colour and the operation was optimised as a continuation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c107b90a44abb45c837ff8924939872be5b490eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 4 16:33:34 2012 +0000
sna/gen6: Reduce PictOpClear to PictOpSrc (with blending disabled)
The advantage of PictOpSrc is that it writes its results directly to
memory bypassing the blend unit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4baa2806bc0f51e7576b769ca6750deb3821c4d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 4 12:06:22 2012 +0000
sna: Check if the damage reduces to all before performing the migration
An assert exposed a situation where we had accumulated an unreduced
damage-all and so we were taking the slow path only to discover later
that it was a damage-all and that we had performed needless checks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2653524dffc1fe0dbff7d74bfc9be535d9ececb1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Feb 3 20:06:43 2012 +0000
sna: Reduce the downsample tile size to accommodate alignment
If we need to enlarge the sampled tile due to tiling alignments, the
resulting sample can become larger than we can accommodate through the 3D
pipeline, resulting in FAIL.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 93a0b10f163ee79b6a6a7ea46b0a33b622b1f86e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Feb 3 19:30:24 2012 +0000
sna: Apply redirection for the render copy into large pixmaps
If the pixmap is larger than the pipeline, but the operation extents fit
within the pipeline, we may be able to create a proxy target to
transform the operation into one that fits within the constraints of the
render pipeline.
This fixes the infinite recursion hit with partially displayed extremely
large images.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4774c6b8331831e0c9f3b24f5f6e1b6ea399f628
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 2 15:23:03 2012 +0000
sna: Add a couple of sanity checks that the CPU drawable is on the CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 418cd98db7c4a2886c9e310f3691eb6c77421dd7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 1 19:10:41 2012 +0000
sna/gen6: Ring switching outweighs the benefits for cairo-traces
At the moment, the jury is still out on whether freely switching rings
for fills is a Good Idea. So make it easier to turn it on and off for
testing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d0e7c7ecd7371ac7b5fe3f382fc5d04792f7019
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 1 14:52:56 2012 +0000
sna: Search again for a just-large-enough mapping for inplace uploads
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55c7088f54655609fbb00106679a566b46ee8dba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 1 01:33:52 2012 +0000
sna: Add debugging code to verify damage extents of fallback paths
After using the CPU, upload the damage and read back the pixels from the
GPU bo and verify that the two are equivalent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8fc2cde53ef7aa011ec7c47e7fc5486de0651f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 1 01:27:43 2012 +0000
sna: Fill extents for ImageGlyphs
The spec says to fill the characters boxes, which is what the hardware
does. The implementation fills the extents instead. rxvt expects the
former, emacs the latter. Overdraw is a nuisance, but less than leaving
glyphs behind...
Reported-by: walch.martin@web.de
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45438
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 13508ab5ea136caca90c846ff1026c0c1acd2ad5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 22:38:46 2012 +0000
sna: PolyGlyph supports all of fill/tile/stipple rules
The hw routines only directly supports solid fill so fallback for the
interesting cases. An alternative would be to investigate using the
miPolyGlyph routine to convert the weird fills into spans in order to
fallback. Sounds cheaper to fallback, so wait for an actual use case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df4e1059a4e09998334dde6aa1c8ccfe76e442c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 19:19:13 2012 +0000
sna/gen6: Prefer to do fills using the BLT
Using the BLT is substantially faster than the current shaders for solid
fill. The downside is that it invokes more ring switching.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b012de0a1af4ec97c3197af3f1efdcc67bc2118
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 20:29:58 2012 +0000
sna/gen5: Always prefer to emit solid fills using the BLT
As the BLT is far, far faster than using a shader.
Improves cairo-demos/chart from 6 to 13 fps.
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a748fc49d60dc2bc9494f95c4934592b111831a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 10:51:02 2012 +0000
sna: Split the tiling limits between upload and copying
The kernel has a bug that prevents pwriting buffers large than the
aperture. Whilst waiting for the fix, limit the upload where possible to
fit within that constraint.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c1f8a768ca1f762c722f63bab2747e4ff1fd773
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 10:29:02 2012 +0000
sna: Avoid converting requested Y to X tiling for large pitches on gen4+
The only strong requirement is that to utilize large pitches, the object
must be tiled. Having it as X tiling is a pure convenience to facilitate
use of the blitter. A DRI client may want to keep using Y tiling
instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e872c1011fc7b67683703fd891234f07dd7acd04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 10:21:05 2012 +0000
sna/dri: We need to reduce tiling on older gen if we cannot fence
Only apply the architectural limits to enable bo creation for DRI buffers.
Reported-by: Alban Browaeys <prahal@yahoo.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45414
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a4caf67d8da37d04f8915d96b10411ba7267937e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 00:35:42 2012 +0000
sna: Trim tile sizes to fit into bo cache
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f7c1646c78d8854c88b214d3699e51839ba9711
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 31 00:09:42 2012 +0000
sna: Check that the intermediate IO buffer can also be used for blitting
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e504fab6c5354ae9d18ccefb10bd586fa49b924c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 23:49:18 2012 +0000
sna: Discard the cleared GPU buffer upon PutImage to the CPU buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ed1c1a7468d78e99cb4f9a4a8b8a6b00c3257a75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 13:43:59 2012 +0000
sna: Track large objects and limit prefer-gpu hint to small objects
As the GATT is irrespective of actual RAM size, we need to be careful
not to be too generous when allocating GPU bo and their shadows. So
first of all we limit default render targets to those small enough to
fit comfortably in RAM alongside others, and secondly we try to only
keep a single copy of large objects in memory.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d53d93ffa6e133f46c39595294ecf8e2182b5a68
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 15:11:34 2012 +0000
sna: Update the partial buffer allocation size when reusing an old mapping
Whilst the old mapping is guaranteed to be larger than the requested
allocation size, keep track of the actual size allows for better packing
of future buffers. And the code also performs a sanity check that the
buffer is the size we claim it to be...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f99555b6b64a0e1baad1853569f7bf521c327c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 11:48:59 2012 +0000
sna: Allow the creation of render targets larger than the maximum bo cache
Given that we now handle uploads to and from bo that are larger than the
aperture and that usage of such large bo is rare and so unlikely to
benefit from caching, allow them to be created as render targets and
destroy as soon as they become inactive.
In principle, this finally enables GPU acceleration of ocitysmap on gen4+,
but due to the large cost of creating and destroying large bo it is
disabled on systems that require clflushing. It is, however, a
pre-requisite for exploiting the enhanced capabilities of IvyBridge.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c65ec096e79aa6bda7b2b3ef235e3fd9698b4da7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 11:41:07 2012 +0000
sna: Decrease tiling step size in case we need to enlarge the box later
We can juggle rendering into large bo on gen4 by redirecting the
rendering through a proxy that is tile aligned, and so the render target
may be slightly larger than the tiling step size. As that is then larger
than the maximum 3D pipeline, the trick fails and we need to resort to a
temporary render target with copies in and out. In this case, check that
the tile is aligned to the most pessimistic tiling width and reduce the
step size to accomodate the enlargement.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95f3734dd69b82e007095a599cc21f4c63d6ec00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 11:40:02 2012 +0000
sna: Allow creation of proxies to proxies
Just update the offset of the new bo by the offset of the existing
proxy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 488937edb67a60389380b405f8f8a548f51e64c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 30 11:38:36 2012 +0000
sna: Base prefer-gpu hint on default tiling choice
As on gen4+, tiling increases the maximum usable pitch we can
accommodate wider pixmaps on the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca252e5b51d7b2f5a7b2c2e0d8fdb024b08096db
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 19:36:55 2012 +0000
sna: Detect batch overflow and fallback rather an risk an ENOSPC
Having noticed that eog was failing to perform a 8k x 8k copy with
compiz running on a 965gm, it was time the checks for batch overflow
were implemented.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3aee521bf236994628c4d103a2b8f391a4be2aa7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 19:21:54 2012 +0000
sna: Add a tiled fallback for large BLT copies
If we are attempting to copy between two large bo, larger than we can
fit into the aperture, break the copy into smaller steps and use an
intermediatory.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df148c962108a7f3efead0b80ab4fe77f3f79c8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 18:07:14 2012 +0000
sna: Limit the tile size for uploading into large pixmaps
As we may have a constrained aperture, we need to be careful not to
exceed our resources limits when uploading the pixel data. (For example,
fitting two of the maximum bo into a single batch may fail due to
fragmentation of the GATT.) So be cautious and use more tiles to reduce
the size of each individual batch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e1e67e8f394480eb4fef1238ccfd49cc36e4b6f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 15:43:42 2012 +0000
sna: Fix the "trivial" fix to improve error handling
The logic was just backwards and we tried to upload a shadowless GPU
pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3fb1e1e89ccf5cefe6add66de4f960ef07cac60
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 14:20:33 2012 +0000
sna: Handle GPU creation failure when uploading subtexture
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 518a99ea34b26aa094f29a4cc1ea5419f63a0e56
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 14:09:46 2012 +0000
sna: Always create a GPU bo for copying from an existent source GPU bo
Make sure we prevent the readback of an active source GPU bo by always
prefering to do the copy on the GPU if the data is already resisent.
This fixes the second regression from e583af9cc, (sna: Experiment with
creating large objects as CPU bo).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 624d9843abda9ca6bd1b004d70a6fdc082ba9653
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 13:55:20 2012 +0000
sna: Ignore map status and pick the first inactive bo for reuse
This fixes the performance regression introduced with e583af9cca,
(sna: Experiment with creating large objects as CPU bo), as we ended up
creating fresh bo and incurring setup and thrashing overhead, when we
already had plenty cached.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c6255ba2f12f04938fd586ca02562ee3cae05af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 29 11:02:38 2012 +0000
sna: Determine whether to use a partial proxy based on the pitch
On gen4+ devices the maximum render pitch is much larger than is simply
required for the maximum coordinates. This makes it possible to use
proxy textures as a subimage into the oversized texture without having
to blit into a temporary copy for virtually every single bo we use.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 65466f86263b3788b438fe021a12ade371190b01
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 28 01:54:47 2012 +0000
sna: Allow ridiculously large bo, up to half the total GATT
Such large bo place extreme stress on the system, for example trying to
mmap a 1GiB into the CPU domain currently fails due to a kernel bug. :(
So if you can avoid the swap thrashing during the upload, the ddx can now
handle 16k x 16k images on gen4+ on the GPU. That is fine until you want
two such images...
The real complication comes in uploading (and downloading) from such
large textures as they are too large for a single operation with
automatic detiling via either the BLT or the RENDER ring. We could do
manual tiling/switching or, as this patch does, tile the transfer in
chunks small enough to fit into either pipeline.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 03211f4b0b7e32b6d7dc28e60be72db204b8c8d4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 23:18:05 2012 +0000
sna: Guard against the upload buffer growing past the maximum bo size
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2afd49a28429cdeb36583cfc31cc9b1742c1fb83
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 22:18:30 2012 +0000
sna: Limit inplace upload buffers to maximum mappable size
References: https://bugs.freedesktop.org/show_bug.cgi?id=45323
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f4bae01e39392faa8978090db4cbe28fa00b013
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 20:28:44 2012 +0000
sna/video: Ensure the video pixmap is on the GPU
The presumption that the pixmap is the scanout and so will always be
pinned is false if there is a shadow or under a compositor. In those
cases, the pixmap may be idle and so the GPU bo reaped. This was
compounded by that the video path did not mark the pixmap as busy. So
whilst watching a video under xfce4 with compositing enabled (has to be
a non-GL compositor) the video would suddenly stall.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=45279
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d02bd80b2f9f8ee3840be5d8d6b8d389192c57f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 20:12:49 2012 +0000
sna: Use a proxy rather than a temporary bo for too-tall but thin targets
If the render target is thin enough to fit within the 3D pipeline, but is
too tall, we can fudge the address of the origin and coordinates to fit
within the constaints of the pipeline.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea433995a37f0a9d1579f74029418f22a63a2bc0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 19:34:39 2012 +0000
sna: Experiment with a partial source
If the source is thin enough such that the pitch is within the sampler's
constraints and the sample size is small enough, just fudge the origin
of the bo such that it can be sampled.
This avoids having to create a temporary bo and use the BLT to extract
it and helps, for example, firefox-asteroids which uses an 64x11200
texture atlas.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad910949beb0c42e2d7b864f030b055ca40adacd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 18:37:39 2012 +0000
sna: Mark diagonal lines as partial write
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b9c83e0b2c42f7657b1854a7cdcbc0407957c382
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 18:24:01 2012 +0000
sna/video: Add some DBG messages to track the error paths
References: https://bugs.freedesktop.org/show_bug.cgi?id=45279
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 45d831c8b11d6f9f38c0cb9b5877541a971f2c67
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 15:45:17 2012 +0000
sna: Consolidate routines to choice destination bo
Combine the two very similar routines that decided if we should render
into the GPU bo, CPU bo or shadow pixmap into a single function.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6402e7f1195f60f96dc269a701532c3270d8920f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 18:05:51 2012 +0000
sna: Ensure that we have a source bo for tiled fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c5fb84f4de346b06e5a538e683c5a118f2579bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 14:08:57 2012 +0000
sna/glyphs: Check that we attached to the cache pixmaps upon creation
If the hw is wedged, then the pixmap creation routines will return an
ordinary unattached pixmap. The code presumed that it would only return
a pixmap with an attached bo, and so would segfault as it chased the
invalid pointer after a GPU hang and the server was restarted.
Considering that we already checked that the GPU wasn't wedged before we
started, this is just mild paranoia, but on a run-once piece of code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86f1ae9164a94323c08e1dc6cb301e5bc1126b10
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 10:26:11 2012 +0000
sna/video: Add some more DBG breadcrumbs to the textured PutImage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce1cae7f4715fc8e14327c5b705d9f2cc45a3741
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 27 00:37:51 2012 +0000
sna/video: Simplify the gen2/915gm check
And make the later check in put image match.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 541908524f9ee754db3bc45d2e1681d34479c1cc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 23:14:14 2012 +0000
sna: Remove extraneous clipping from GetImage
The spec says that they must wholly contained with the valid BorderClip
for a Window or within the Pixmap or else a BadMatch is thrown. Rely on
this behaviour and not perform the clipping ourselves.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ff40b572ec5cd860d7c7ff23beca0388f37c31c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 22:55:04 2012 +0000
sna: Avoid fbBlt for the easy GetImage cases
From (i5-2520m):
60000 trep @ 0.6145 msec ( 1630.0/sec): GetImage 500x500 square
To:
60000 trep @ 0.4949 msec ( 2020.0/sec): GetImage 500x500 square
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit adb1320bba15a3a3b4fa8e7d0fd0360fa696721d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 16:05:48 2012 +0000
sna/gen2+: Include being unattached in the list of source fallbacks
If the source is not attached to a buffer (be it a GPU bo or a CPU bo),
a temporary upload buffer would be required and so it is not worth
forcing the target to the destination in that case (should the target
not be on the GPU already).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1f9415bf355e9fbd6fc3ce8fa1af59083ca2943
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 13:59:24 2012 +0000
sna: Allow gen4+ to use larger GPU bo
As the blitter on gen4+ does not require fence registers, it is not
restricted to operating on large objects within the mappable aperture.
As we do not need to operate on such large GPU bo in place, we can relax
the restriction on the maximum bo size for gen4+ to allocate for use
with the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d35b6955dbb5d652d8685d2c1ea82c5e08de55ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 14:34:36 2012 +0000
sna: Prevent mapping through the GTT for large bo
If the bo is larger than a quarter of the aperture, it is unlikely that
we will be able to evict enough contiguous space in the GATT to
accommodate that buffer. So don't attempt to map them and use the
indirect access instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7c81bcd0c425cc0f7ddf2ad8289bb739c8d44289
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 13:35:15 2012 +0000
sna: Add FORCE_FALLBACK debugging hook for PutImage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35c0ef586bf508c577642d772f18eae0b64cfd44
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 11:20:03 2012 +0000
sna/gen3: Use cpu bo if already in use
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b76a6da3fa0148ef32600dd9505e22b90de037df
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 10:47:01 2012 +0000
sna: Search the buckets above the desired size in the bo cache
It is preferrable to reuse a slightly larger bo, than it is to create a
fresh one and map it into the aperture. So search the bucket above us as
well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2b8b1c145932e2254a705905c60f18c200cf2e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 12:42:12 2012 +0000
sna: Apply any previous transformation when downsampling
In order to handle rotations and fractional offsets produced by the act
of downsampling, we need to compute the full affine transformation and
apply it to the vertices rather than attempt to fudge it with an integer
offset.
References: https://bugs.freedesktop.org/show_bug.cgi?id=45086
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 352828ee59164a9e81093d88dfdd45bc21f0c739
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 26 12:41:34 2012 +0000
sna: Tweak aperture thresholds for batch flushing
In order to more easily accommodate operations on large source CPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cff6a1a2e4648eb211a1789ae9f711e2f16e9d4d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 23:21:36 2012 +0000
sna: Use the cpu bo where possible as the source for texture extraction
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e583af9cca4ad2e5643317447c6b065d3ee7d11e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 23:04:50 2012 +0000
sna: Experiment with creating large objects as CPU bo
Even on non-LLC systems if we can prevent the migration of such
objects, we can still benefit immensely from being able to map them into
the GTT as required.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55569272f7d4232ef50f7b964dda82f85a190b99
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 20:13:27 2012 +0000
sna: Apply the same migration flags for the dst alphamap as for the dst pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a132ddbf06e5ffc364c25002a1e46ad8bf0e45a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 20:12:55 2012 +0000
sna: Correct offset for moving drawable regions to the CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 65164d90b7b17ec7eea1e24d4b02ec037b55b1ff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 20:12:27 2012 +0000
sna/gen2+: Do not force use of GPU if the target is simply cleared
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 307f493d76580687a3cf56106bf296475f1f53e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 20:11:21 2012 +0000
sna: Map freshly created, unbound bo through the CPU
Take advantage that we know we will have to clflush the unbound bo
before use by the GPU and populate it inplace.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d785bb7df054a1f15d59db69b089deb743bbdb40
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 16:45:43 2012 +0000
sna: GetImage is allowed to read a window's border
We need to adjust the clip to include the border pixels when migrating
damage from the backing pixmap. This also requires relaxing the
constraint that a read must be within the drawable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 36425ba49ecbd87b1e3bf4340ca2496d8de24a7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 12:49:24 2012 +0000
sna: Round up buffer allocations when downsampling
The pathological case being nx1 or 1xm resulting in an illegal allocation
request of 0 bytes.
One such example is
wolframalpha.com: x = (200 + x) / 100
which generates an approximately 8500x1 image and so needs downscaling
to fit in the render pipeline on all but IvyBridge. Bring on Ivy!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a2e83c6dcba1e911f42a3004b3d0782049e243e2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 11:22:38 2012 +0000
sna: Silence compiler warning for a potential uninitialised return on error
sna_accel.c: In function 'sna_copy_plane':
sna_accel.c:5022:21: warning: 'ret' may be used uninitialized in this
function [-Wuninitialized]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8d22a76506133e0f76424159c0944d29bdf39da9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 09:36:20 2012 +0000
sna: Run the miHandleExposures for no-op CopyPlane
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 338941eda3c7591a85b83000eafae0407d0d7cd0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 02:42:25 2012 +0000
sna: Handle self-copies for CopyPlane
Prepare the source first as this has the dual benefit of letting us
decide how best to proceed with the op (on the CPU or GPU) and prevents
modification of the damage after we have choosen our preferred path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2e8b398ca383f5292adab8b351b8837dde3e131a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 01:42:56 2012 +0000
sna: Only shrink partial buffers that are being written to
Ignore inactive and mmapped buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b79252efaafe2ebc998d6cf6176a425dd897e66f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 01:36:27 2012 +0000
sna: Apply source clipping to sna_copy_plane()
Ensure that the migration region is within bounds for both the source
and destination pixmaps.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46252bc7bcc7e08e47d00cdc87d6c1ed93830fcc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 01:31:34 2012 +0000
sna: Set the source clip for CopyArea fallback correctly
The source window is (src->x, src->y)x(src->width, src->height) in
pixmap space. However, we then need to use this to clip against the
desination region, and so we need to translate from the source
coordinate to the destination coordinate.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae6d3a311783d7e063de0347363331f14bd74d74
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 01:18:11 2012 +0000
sna: Print source and destination regions for CopyArea fallback for DBG
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd5e90adfc73870cebcb215ad9fb9b5aedd38673
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 01:17:49 2012 +0000
sna: Clip GetImage to drawable so that damage migration is within bounds
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1fba5e8534da7fe253e21a3501854c04d82a108
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 25 01:16:34 2012 +0000
sna: Clear GPU damage first when moving a clear pixmap to the CPU
This allows us to discard any busy GPU or CPU bo when we know we are
going to clear the shadow pixmap afterwards.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ad95d66665802bce25e127ae0d06f3e0a9b0e62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 22:11:20 2012 +0000
sna: Reduce number of reads required to inspect timers
By using the information provided by select at wakeup.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aae19cbc5d0ddcf247451d06e063b2550a7ff16f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 19:58:29 2012 +0000
sna: Only reset devPrivate.ptr if owned by the CPU bo when freeing
If the pixmap is mapped to the GPU bo, we should continue to use the
current mapping rather than revoke it. Otherwise if we write to the GPU
bo inplace, thereby discarding the CPU bo, we set the pointer we are
about to copy to, to NULL.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5312ee90ad80eda1c6ff72fbef60f77f03094972
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 19:02:56 2012 +0000
sna: mark the pixmap as no longer clear after rendering video
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 69d3fc91f4a397f704b9971f97a905626e86eb3c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 18:51:32 2012 +0000
sna: Set up GC for general FillArc to FillSpans callback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 855c45c65a69d34ad32a97a5fc54dd09d40d3e26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 18:48:17 2012 +0000
sna: Enable clipping for mi FillSpans gpu callback
The mi routines do not ensure that their output is suitably constrained
to the clip extents, so we must run it through the clipper.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c3fe42cde70a06a9a9a6190934df5cddb41d2f5f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 18:36:08 2012 +0000
sna: Don't attempt to create pixmaps for dpeths smaller than 8
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22bab3cd7d0b2bcedfdd86f198d1ed9a21dd82aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 18:33:14 2012 +0000
sna: Handle malloc failures when downsampling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4aef9e6f50cb96c57b7ba345a18e55c97d788192
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 17:23:43 2012 +0000
sna: Add more damage-is-contained asserts
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16462e551d575bd5a370a8ac8b450ba72fea7d47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 17:47:22 2012 +0000
sna: Install CPU handler for PolyLine for miPolySegment callback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b8b49ae70b3aadf4423bd6830c446c040f87a2f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 16:32:40 2012 +0000
sna: Mutate a temporary copy of the GC->ops so we don't alter new GCs
In order to avoid using the wrong function for a scratch GC created
during the course of a MI function whilst we have a specialised GC in
use, we need to avoid modifying the original function table.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a116a15a5d978a1edf413a439f6ef6d3205a7aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 16:53:21 2012 +0000
sna: Reduce the assertion that we would have hinted to operate inplace
As the drawable_gc_flags() operate on lower level information than the
hint, it is able to spot more oportunities to reduce the READ flags and
so the assertion was overly optimistic.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3d1bba033bc29fdf498dc082f3542c520a5ed39a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 18:22:12 2012 +0000
sna/gen3: Apply damage to video pixmap
Reported-by: Paul Neumann <paul104x@yahoo.de>
References: https://bugs.freedesktop.org/show_bug.cgi?id=44504
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ff4b8a03a40f7eb1d71b96aebb5daa1d8df83d2a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 17:51:35 2012 +0000
sna: Use RepeatPad to avoid sampling the border color when downsampling
References: https://bugs.freedesktop.org/show_bug.cgi?id=45086
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 09bddddaf94b848f417e1c9449cfe4b21d2554dd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 15:50:02 2012 +0000
sna: handle negative modulus for tiled blits
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f3b11ebc28114062581c39089781114323946654
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 16:05:09 2012 +0000
sna: Add more assertions for copy errors
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b56971986d2d495aa38f015beb659fb12f0d433a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 17:23:59 2012 +0000
sna: Trim the clipped Segment to the right length
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 358a0861e642c26d925a69656039b4c95adba237
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 13:30:19 2012 +0000
sna: Do not discard CPU damage for a partial copy
If we are copying a region that does not fill its extents (i.e. is not
singular) then we must be care not to discard the CPU damage that is not
overwritten by the copy.
Fixes regression from 77ee92248582d65a03619d1bb1d93a74468eea00
(sna: Use full usage flags for moving the dst pixmap for a copy).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 672c6ad8170572c0f2562d5a8381ab2d17fd1e1b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 12:56:59 2012 +0000
sna: Silence the compiler with a few DBG format warnings
The size of the integers being printed changed causing warnings on 32/64
bit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 238f3d9bc563950475ee823f844197cf15a909e2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 12:19:38 2012 +0000
sna: A deferred attachment will never have a CPU bo
So we can remove that check in sna_copy_boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c353a8cfde838b070f3e71d3946f3b40d1d5113a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 10:52:27 2012 +0000
sna: Revise use of the inplace hint to favour small cacheable operations
The goal of the heuristic is to reduce readbacks and damage tracking on
active GPU bo whilst simultaneously offering the best performance for
small operations which would prefer to be performed on the shadow rather
than in place.
This restores ShmPutImage performance.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 29547421f392a9b589ba069cbfbba01dbe535d93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 10:23:46 2012 +0000
sna: Use the reduced ROP from the fbGC to accurately determine readback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ec794f7594ae5e2c223b7f7255ff8979d9fb06c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 22:14:15 2012 +0000
sna: Track a proxy's dirty status upon itself rather than the target
As proxy's are short-lived and are not used outside of the operation for
which they are created, dirtied or flushed, we can safely copy the dirty
status onto the proxy object itself.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2574a04c940e032fdcf1cd39a0950515e8652471
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 21:45:29 2012 +0000
sna: Split the active bo cache into per-tiling caches
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 566cbf1ef53b1f970289fcd5b3b389a74beb7e78
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 21:15:10 2012 +0000
sna: Abort search for a linear bo if we encounter a purged buffer
Given the rarity of encountering a purged buffer versus the frequency of
scanning the list and the then likely result of allocation a new buffer,
simply abort the search on the first purged bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b8d3353624be51f2b618467c899a9ce3cbf3cbfe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 19:13:22 2012 +0000
sna: Refactor tests for a solid gc to use the new function
This way all paths can test to see if they might be able to reduce the
tiled fill or the opaque fill into a solid fill.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 78238b3a37c1c8a152bd3920e73aa6034c0f663f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 18:00:05 2012 +0000
sna: Prefer mi span filling functions to call through to the GPU
Having removed the double analysis for the fast paths, at least, the
span filling code on the GPU is now faster than doing the same
operations in cache memory for the majority of cases. So allow the
driver to prefer to use those functions when it has a GPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5c77d04d79666962fd7c2d86bc6e7aef716084b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 18:24:21 2012 +0000
sna: Reduce GC to solid if possible along general spans path
Again, we should no longer be hitting this code if at all possible, but
for completeness...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 03611f662db854dc3b14f32c0315bf45bc415bbf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 19:59:06 2012 +0000
sna: Guard against being passed n==0 to FillSpans
Apparently this does happen, notably by miFillPolyArc.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ac13a4d5aca1627b3a5fc9e7261d5dfafba970b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 00:21:12 2012 +0000
sna: Provide a fast path for miZeroLine for PolySegment
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e7817a2206bd0b1cc4e4458686c328f7b41ea32c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 17:43:55 2012 +0000
sna: Override sna_fill_spans for PolySegment
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b8db54d0fa9eab2610feed6947e917f2e400e1a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 00:21:12 2012 +0000
sna: Provide a fast path for miZeroLine for PolyLine
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 280a9165db5382b93ab449158106bdd5aa7b2329
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 17:43:55 2012 +0000
sna: Override sna_fill_spans for PolyLine
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72fc3122b85fe1a1a16c7f7401c300089273fd88
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 24 01:27:08 2012 +0000
sna: Prefer to always use span generation for PolyArc
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98879e3786b7f6241378a32a10f2d46eb01baf85
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 23:22:00 2012 +0000
sna: Specialise PolyPoint for callback from miZeroPolyArc
miZeroPolyArc may use either FillSpans for PolyPoint to generate its
curves, so also provide custom point filling routines.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b10cb4a5ce84bd677b0a67a17d8674defb19f31
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 17:02:46 2012 +0000
sna: Override sna_fill_spans for PolyArc
This is the missing like that allows the GPU to outperform fbPolyArc.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6390a44a69d7f13a3ba16e8b48c640dc39dd227f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 15:57:53 2012 +0000
sna: Pass the reduce clip region to sna_fill_spans__cpu
Since we compute it for the pixmap migration, we may as well use to
perform the clipping within FillSpans as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 40e3745debe9738362661c7d7f498f3489c28876
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 15:42:18 2012 +0000
sna: Wrap gc->ops->PolyFillArc
The goal is to avoid the overhead of performing multiple region analysis
when calling sna_fill_spans by doing it once at the top level and then
choose the most appropriate drawing method.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55c2211143b3be2827fd4e299c3c211f3bd7935b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 18:15:36 2012 +0000
sna: Use a streamlined sna_fill_spans for when we know we want to use the gpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b20ae331566e92f1a995f49fd0760f020db25035
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 19:49:18 2012 +0000
sna: Switch to using spans based on use_wide_spans()
This just gives us a hook with which to conveniently enable or disable
the new code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 41739ff9517ca158d9f7b7ac82e5bacef62a3d68
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 15:42:18 2012 +0000
sna: Wrap gc->ops->FillPolygon
The goal is to avoid the overhead of performing multiple region analysis
when calling sna_fill_spans by doing it once at the top level and then
choose the most appropriate drawing method.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aef56b194d4de9bd71ab71e3d93d81e1750262c5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 15:38:30 2012 +0000
sna: Mark GPU bo as busy when drawing to an all-damaged pixmap for core
The fast path to decide whether to use the GPU bo for the core drawaing
operations forgot to update the active status of the pixmap. This
included forgetting to clear the is-cleared flag.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c67e6a05ff729c0ddb26775e1c8533be1144d85a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 11:40:13 2012 +0000
sna: Align the origin of downsampling subregion to an even pixel
In order for us to produce stable downsampled images across multiple
frames, we need to sample the same pairs of pixels every time. This
requires us to align the origin of the sample region to an even pixel.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=45086
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9267da93969d1727cb95956c3f63643f0039c60d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 11:20:12 2012 +0000
sna: Apply composite offset to copy-clear GPU path
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 803f6558c665c16ba2d20415e778b5bd1d308c2f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 11:05:50 2012 +0000
sna: Only subtract the fillrect from the CPU damage if it covers the drawable
The idea behind that optimisation is for the inactive pixmap to be
refreshed and allowed to be transfered back to the GPU when it is
entirely redrawn. As such performing the subtraction when it does not
completely remove it only incurs additional overhead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 267493f39137704bd52df65b7605be30d2a062b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 23 10:54:13 2012 +0000
sna: Assert that the subtract operation does reduce an all-damaged
Somewhere somewhen it appears that I am discarding the all-damaged flag
on the pointer. The only possibility I can see is for a no-op
subtraction, so put an assert there just in case the impossible is
happening.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2908fe2df7b8f870a55fc5856f94ea541a7c7b75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 18:46:57 2012 +0000
sna: Remove assertion that all flushing list members are in the GPU domain
This may not be true for external buffers that are put on the flushing
list because they have foreign requests pending.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a0bc17c0fa34c9f9243817d1674d1ff235dc99d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 18:27:34 2012 +0000
sna/gen6: stall before blending dirty pixels from the render cache
Another restriction on the render pipeline, it turns out, is that before
the blend unit can read back the dst pixels in a subsequent primitive,
we must stall the pipeline for the completion of that earlier primitive.
This is demonstrated by cacomposite.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5aa494305e90eed5df211427741a75380add8e96
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 16:10:39 2012 +0000
sna: Correct the offsets for performing partial downsampling on the GPU
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=45086
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a7b24bb4342eefb2b23fa40d7c7216c38f2edc09
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 15:50:47 2012 +0000
sna: Correct image buffer size when uploading a downsampled image
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=45086
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 238fc67aa945d5669eccd2a8fe8e98402b9a6223
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 16:04:13 2012 +0000
sna: Incude prefer-gpu hint in decision to upload CPU textures
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aeaffb102190a8846c6341e72a4338b41639d679
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 15:52:41 2012 +0000
sna: Add some more DBG along the downsampling source extraction path
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 92badc9c9c2636284af8bc56b098d24ff222f167
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 12:41:31 2012 +0000
sna: Avoid a common readback after clearing
It is surprisingly common for a pixmap to be created, cleared and then
used as an upload target or, even worse, as a source for a ShmGetImage.
In order to prevent this folly, we can trivially track when we clear an
entire pixmap and its GPU bo and avoid the readback in such cases.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67a166d1247a1197fc851308c33c4970868f6a21
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 13:46:05 2012 +0000
sna: Pass inplace hint for sna_copy_boxes fallback
In the unlikely event that this makes a difference, provide the hint as
to when we do not read back from the destination and so a streaming copy
would be preferable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 77ee92248582d65a03619d1bb1d93a74468eea00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 22 13:42:57 2012 +0000
sna: Use full usage flags for moving the dst pixmap for a copy
Now that the migration code can decide for itself when to not move
damage, we can pass the hints to the code rather than perform the
optimisation in sna_copy_boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd079dd1f64e7832c6343c24958aa9eeb2f58789
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 21 19:38:40 2012 +0000
sna: Check the blt composite op is within the source bounds
If we attempt to read from a drawable that is partially off its backing
pixmap (such as a partially offscreen composite window) we need to fixup
the read from the out-of-bounds regions to return clear. Since we don't,
the easier answer is to just to switch to the render pipeline for such
an operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8a91c7d85740a5adc25d2a9b1972c367780ce714
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 21 01:18:17 2012 +0000
sna: Give kgem_create_buffer_2d a unique id
The gen3, among others, backend uses the unique id of a buffer to track
the currently attached buffer and uses 0 as the invalid value. Linear
buffers as created by kgem_create_buffer_2d were not being assigned a
unique id causing mayhem when they were then being passed to the
backends as render targets and sources. In particular, gen3 did not
notice the switch in render target and did not emit commands to change
the GPU target nor attach the buffer to the batch, causing the
sna_read_boxes to fail and for us to trigger an assertion for an
uncomsumed read buffer.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42718
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d21e80433f2574fe96036ad1d563515406a1946f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 21 01:17:39 2012 +0000
sna/gen3: Add DBG markup for tracking target state
In particular for when we switch to a new destination and mark it dirty.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20006a9ae7f993f02c45ccbc1e414d74bfee3acd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 22:17:44 2012 +0000
sna: Cleanup PolyText and ImageText fallback debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3fbd7cafb4394e0641565dc794b82bef615b4aac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 22:16:53 2012 +0000
sna: Copy the glyphs metrics before checking for an empty glyph
The empty glyph still needs the correct advance, and copying it too late
left it as zero and so we were collapsing spaces in PolyText8 and
friends.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f0d8f5d377460bb7da82546e8304252312e97147
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 14:34:28 2012 +0000
sna/gen3: Set bo to NULL for render_fill_one
It had to happen, I missed one! From fc9531fc2df.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0286ddbd67d3b2585ffa3deccb7eeb674cd7a3e0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 11:33:05 2012 +0000
sna/gen6: Cleanup non-pipelined w/a
Move the workaround CS stall into the emit drawrect which is the only
non-pipelined op we emit. This removes the split between deciding
whether we will emit a drawrect and actual emission.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a0c4024e32ccab70e7f7893896d30c80ad9f4240
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 09:42:18 2012 +0000
sna/gen6: Do not enable blending on video sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bbbda4c408c2576927582097f7cd4f606b1761fa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 09:40:04 2012 +0000
sna/gen6: Reduce the sampler stall if already stalling for drawrect
If we are force to emit a stall for the non-pipelined workaround, we do
not then need to emit a stall for switching samplers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e91601278a057f70df76b74539ff4f80d203bf00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 20 01:37:29 2012 +0000
sna/gen6: Force a CS stall for changing samplers
On closer inspection, we still need the workaround of forcing a pipeline
stall if we update the samplers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc9531fc2df12b896e6d9e8b3f0d7248e55bfcdd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 21:15:35 2012 +0000
sna: Move the flush to the backends
This allows us to implement backend specific workarounds and use the
more appropriate device specific flushing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2e0a534a888c59b921fd4cad69b980c6eda72212
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 18:52:35 2012 +0000
sna/gen7: Forward port recent changes from gen6
Fixes for resubmitting batches after running out of space for vertex
buffers and also a couple of trivial spans functions.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5caf806d42a1909ff3a7716d8bc592fa68a02377
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 17:33:25 2012 +0000
sna: BLT use dword pitch only for tiled surfaces
The gen4+ spec is a little misleading as states that all BLT pitches for
the XY commands are in dwords. Apparently not, as the upload/download
functions were already demonstrating. This only became apparent when
accelerating core text routines to offscreen pixmaps, such as composited
windows.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dbc75532d5f6a10e9fc7cfe3634d5a0db7304a99
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 14:36:32 2012 +0000
sna: Tweak move-to-cpu to ignore inplace hint if its already on the CPU
If we test the area to be drawn against the existing CPU damage and find
it is already on the CPU, we may as well continue to utilize that
damaged region.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ad4a0c9423ee7f4041173c428b07ac4af312fe1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 11:15:38 2012 +0000
sna: Only use the blitter to emit wide spans if we cannot stream the updates
If either the region is busy on the gpu or if we need to read the
destination then we would incur penalties for trying to perform the
operation through the GTT. However, if we are simply streaming pixels to
an unbusy bo then we can do so inplace faster than computing the
corresponding GPU commands and uploading them.
Note: currently it is universally slower to use the GPU here (the
computation of the spans is too slow). However that is only according to
micro-benchmarks, avoiding the readback is likely to be more efficient
in practice.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9db6b9fad808175184849f3030862ea115ef0708
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 11:54:14 2012 +0000
sna: Also check for the inplace hint when migrating the whole pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3f7d5d614748306cc376d1929da2bbc14494a6e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 11:15:38 2012 +0000
sna: Only use the blitter to emit spans if we cannot stream the updates
If either the region is busy on the gpu or if we need to read the
destination then we would incur penalties for trying to perform the
operation through the GTT. However, if we are simply streaming pixels to
an unbusy bo then we can do so inplace faster than computing the
corresponding GPU commands and uploading them.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ff2eb116ef85182eea9ed06daaa1e9a4f7bdbad3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 00:56:07 2012 +0000
sna: Micro-optimise line extents for zero line width
Handling zero line widths is the common case, so avoid the extra work.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c010745076204ed3b66e947c9eab6de84f670fe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 09:46:52 2012 +0000
sna: filter out degenerate segments whilst drawing unclipped PolySegment
The damage layer was detecting that we were asking it to accumulate a
degenerate box emanating from PolySegment, as the unclipped paths made
the fatal assumption that it would not need to filter out degenerate
boxes. However, a degenerate line becomes a point, does the same apply
to a degenerate segment?
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35f81005f91d294e61bb4ced7cbddd1a76ccb324
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 00:41:08 2012 +0000
sna/damage: Always mark the damage as dirty when recording new boxes
A few of the create_elts() routines missed marking the damage as dirty
so that if only part of the emebbed box was used (i.e. the damage
contained less than 8 rectangles that needed to included in the damage
region) then those were being ignored during migration and testing.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=44682
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 36e691ea900d7979950c19714e15c5887d3ea039
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 00:39:28 2012 +0000
sna: Demote MOVE_READ if the GC operation covers the clip
If the write operation fills the entire clip, then we can demote and
possible avoid having to read back the clip from the GPU provided that
we do not need the destination data due to arithmetic operation or mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17efdbc48c964d9d7b0af630c13a6ceb62fb1787
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 19 00:36:52 2012 +0000
sna: Clip damage area with source extents for fallback
The damage tracking code asserts that it only handles clip regions.
However, sna_copy_area() was failing to ensure that its damage region
was being clipped by the source drawable, leading to out of bounds reads
during forced fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb07243c9a08b24e2dc03b86dc16d3cd72cbfcba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 21:30:34 2012 +0000
sna: Fine grained fallback debugging for core drawing routines
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 05f9764a8860cbdd7ea2ce7f04c221ec8481e0bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 21:29:45 2012 +0000
sna/damage: Fast path singular regions
Mainly for consistency, so that we treat it like the other damage
addition functions.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96529e345d0718d253e4abfa0a02cd1f9f7c0406
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 21:05:40 2012 +0000
sna: Make sure we create a mappable GPU bo when streaming writes
If we decide to do the CPU fallback inplace on the GPU bo through a WC
mapping (because it is a large write-only operation), make sure that
the new GPU bo we create is not active and so will not^W^W is less likely
to cause a stall when mapped.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit efce896e1dbab6177a773a7cf1c8eaf2dab0cdee
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 20:53:55 2012 +0000
sna: Check number of boxes to migrate during move-to-cpu
When reducing the damage we may find that it is actually empty and so
sna_damage_get_boxes() returns 0, be prepared.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 334f3f70a8b4372cb089773ecded8339d2c7d984
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 20:09:26 2012 +0000
sna/gen3: Set the batch mode for emitting video state
The lack of kgem_set_mode() here is causing some recently added
assertions to fail.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 76203b70708b8750f52348ea8b9135191e650ff7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 18:36:43 2012 +0000
sna: Almagamate writes based on the total number of bytes written
Cachelines will only be dirtied for the bytes accessed so a better
metric would based on the total number of pages brought into the TLB
and the total number of cachelines used. Base the decision on whether
to try and amalgamate the upload with others on the number of bytes
copied rather than the overall extents.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 470741e84c813a257897ee69f14500207a2674dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 18:35:59 2012 +0000
sna: Debug uploads
All of the asserts and debug options that lead me to believe that the
tiling was completely screwy for some writes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ab387a89cf64ace9f7d7fa52b7743e78b625f47d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 18:32:51 2012 +0000
sna: Update bo->tiling during search_linear_cache
search_linear_cache() was updated to track the first good match whilst it
continued to search for a better match. This resulted in the first good
bo being modified and a record of those modifications lost, in
particular the change in tiling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b893ab0812452238305b29b1beea224219f641d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 16:34:17 2012 +0000
sna: Remove defunct debugging option
FORCE_GPU_ONLY now has no effect except for marking the initial pixmap
as all-damaged on the GPU, and so not testing the paths for which it was
originally introduction.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 965586544a8559b6b6b98c20e14c1266e46bf20d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 16:11:50 2012 +0000
sna/gen6: Don't assume that a batch mode implies a non-empty batch
Just in case we set a mode then fail to emit any dwords. Sounds
inefficient and woe betide the culprit when I find it...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2e05750360fb19575f3becd87816184615855bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 16:08:51 2012 +0000
sna: Fix some tracking of to-be-flushed dri pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ad5320fd40eaaf0bffcd209bf1eabd9a20e4bf8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 15:39:35 2012 +0000
sna: Add valgrind markup for tracking CPU mmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f3da610eadd1f560812603ab1a72c2e173679689
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 12:59:48 2012 +0000
sna: Prevent switching rings with render disabled
We fudge forced used of the BLT ring unless we install a render backend
and so we must also prevent the ring from being reset when the GPU is
idle. Therefore we make handing the ring status a backend function.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6d31cb2d943be456f4ebaa663275c6a939013d9e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 11:25:30 2012 +0000
sna: Restore use of shadow pixmaps by default without RENDER support
If we do not have access to an accelerated render backend, only create
GPU buffers for the scanout and use an accelerated blitter for
upload/download and operating inplace on the scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15a150579c3907054e186c68382873efdbadca75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 18 10:26:33 2012 +0000
intel: Trivially remove a piece of XAA dependency for shadow
The wolves are gathering at the door baying for the removal of XAA from
Xorg.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 850495f956c811b1eb617d2e704e6bb7b5a86369
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 22:51:29 2012 +0000
sna: Fix increment of damage boxes after updating for rectangles
Found by valgrind:
==13639== Conditional jump or move depends on uninitialised value(s)
==13639== at 0x5520B1E: pixman_region_init_rects (in
/usr/lib/x86_64-linux-gnu/libpixman-1.so.0.24.0)
==13639== by 0x89E6ED7: __sna_damage_reduce (sna_damage.c:489)
==13639== by 0x89E7FEC: _sna_damage_contains_box (sna_damage.c:1161)
==13639== by 0x89CFCD9: sna_drawable_use_gpu_bo (sna_damage.h:175)
==13639== by 0x89D52DA: sna_poly_segment (sna_accel.c:6130)
==13639== by 0x21F87E: damagePolySegment (damage.c:1096)
==13639== by 0x1565A2: ProcPolySegment (dispatch.c:1771)
==13639== by 0x159FB0: Dispatch (dispatch.c:437)
==13639== by 0x1491D9: main (main.c:287)
==13639== Uninitialised value was created by a heap allocation
==13639== at 0x4028693: malloc (in
/usr/lib/valgrind/vgpreload_memcheck-amd64-linux.so)
==13639== by 0x89E6BFB: _sna_damage_create_boxes (sna_damage.c:205)
==13639== by 0x89E78F0: _sna_damage_add_rectangles (sna_damage.c:327)
==13639== by 0x89CD32D: sna_poly_fill_rect_blt.isra.65
(sna_damage.h:68)
==13639== by 0x89DE23F: sna_poly_fill_rect (sna_accel.c:8366)
==13639== by 0x21E9C8: damagePolyFillRect (damage.c:1309)
==13639== by 0x26DD3F: miPaintWindow (miexpose.c:674)
==13639== by 0x18370A: ChangeWindowAttributes (window.c:1553)
==13639== by 0x154500: ProcChangeWindowAttributes (dispatch.c:696)
==13639== by 0x159FB0: Dispatch (dispatch.c:437)
==13639== by 0x1491D9: main (main.c:287)
==13639==
Use 'count' everywhere for consistency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b5c9affd4968fd5b3d85551cf5a0b4d600a7892
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 20:23:26 2012 +0000
sna: Restore orginal shadow pointer before uploading CPU damage
Detected by valgrind:
==22012== Source and destination overlap in memcpy(0xd101000, 0xd101000,
783360)
==22012== at 0x402A180: memcpy (in
/usr/lib/valgrind/vgpreload_memcheck-amd64-linux.so)
==22012== by 0x89BD4ED: memcpy_blt (blt.c:209)
==22012== by 0x89F2921: sna_write_boxes (sna_io.c:364)
==22012== by 0x89CFABF: sna_pixmap_move_to_gpu (sna_accel.c:1900)
==22012== by 0x89F49B0: sna_render_pixmap_bo (sna_render.c:571)
==22012== by 0x8A268CE: gen5_composite_picture (gen5_render.c:1908)
==22012== by 0x8A29B8A: gen5_render_composite (gen5_render.c:2252)
==22012== by 0x89E6762: sna_composite (sna_composite.c:485)
==22012== by 0x21D3C3: damageComposite (damage.c:569)
==22012== by 0x215963: ProcRenderComposite (render.c:728)
==22012== by 0x159FB0: Dispatch (dispatch.c:437)
==22012== by 0x1491D9: main (main.c:287)
==22012==
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bbd6c8123635899e89911104bf84e1b7d11d66a1
Author: Eugeni Dodonov <eugeni.dodonov@intel.com>
Date: Tue Jan 17 16:16:37 2012 -0200
sna: check for LLC support
Instead of checking for CPU generation, use the libdrm-provided
I915_PARAM_HAS_LLC instead.
v2: use a define check to verify if we have I915_PARAM_HAS_LLC.
Signed-off-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e4efde920bcab980451e79df7d645d1814e5f78d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 13:44:12 2012 +0000
sna: Track whether damage is a complete representation of the dirt
The previous commit undoes a premature optimisation that assumed that
the current damage captured all pixels written. However, it happens to
be a useful optimisation along that path (tracking upload of partial
images), so add the necessary booking that watches for when the union
of cpu and gpu damage is no longer the complete set of all pixels
written, that is if we either migrate from one pixmap to the other, the
undamaged region goes untracked. We also take advantage of whenever we
damage the whole pixel to restore knowledge that our tracking of all
pixels written is complete.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a9b705f9a7bbd37a0543ce5fbd4c60c912d1017d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 12:58:43 2012 +0000
sna: Mark GPU as all-damaged discarding the CPU bo to prevent stalls
If we discard the CPU bo, we lose knowledge of whatever regions had been
initialised but no longer dirty on the GPU, but instead must assume that
the entirety of the GPU bo is dirty.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9d631e26d758eb4c2032a502604f07c5403b25ff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 12:58:03 2012 +0000
sna: Mark the freshly allocated CPU bo as in the CPU domain
As we immediately use it after creation, we need to inform GEM of the
domain transfer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dfbf02b8778719b86e0f5d78ee833a19436d43a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 10:55:29 2012 +0000
sna: Add some DBG breadcrumbs to put_image upload paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit da90afc32f19e9168cbaa4e0cdcd941d12f2c142
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 10:24:06 2012 +0000
sna: Add DBG breadcrumbs to gradient initialisation
Put some markers into the debug log as those functions create many
proxies causing a lot of debug noise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d14341cb22e37f52070cd92b707fec5e08038e96
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 00:31:43 2012 +0000
sna: Add a render ring detiling read path
For SNB, in case you really, really want to use GPU detiling and not
incur the ring switch. Tweaking when to just mmap the target seems to
gain most anyway...
The ulterior motive is that this provides fallback paths for avoiding
the use of TILING_Y with GTT mmaps which is broken on 855gm.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3620f9ca459f7bbbb01786c95b5583023b6d870c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 00:23:04 2012 +0000
sna: Cap pwrite buffer alignment to 64k
We only want to create huge pwrite buffers when populating the inactive
cache for mmapped uploads. In the absence of using mmap for upload, be
more conservative with the alignment value so as not to simply waste
valuable aperture and memory.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b9f59b1099eeba3fb8b25693d4f37dd13267d8a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 17 00:20:51 2012 +0000
sna: correct adjust of a stolen 2d read buffer
If we steal a write buffer for creating a pixmap for read back, then we
need to be careful as we will have set the used amount to 0 and then try
to incorrectly decrease by the last row. Fortunately, we do not yet have
any code that attempts to create a 2d buffer for reading.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fc4cdafeba4517b94202ff292f05fdd90e52b2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 16 21:34:43 2012 +0000
sna: Correct assertion for a partial read buffer
The batch may legitimately be submitted prior to the attachment of the
read buffer, if, for example, we need to switch rings. Therefore update
the assertion to only check that the bo remains in existence via either
a reference from the exec or from the user
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 377f5e16cd14bdf42e67b0c8f2e13b75526f3a85
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 16 15:51:33 2012 +0000
sna/gen[45]: clear the state tracker before setting the formats
When backporting the patches from gen6, I didn't notice the memset that
came later, and this wasn't along the paths checked by rendercheck.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6387f2fb8a40f32cc4a3e4228983dcf0604ac4dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 16 14:12:36 2012 +0000
sna/gen[4567]: x1r5g5b5 is only a render target, not sampler
Whilst we can render to and blend with an depth 15 target, we cannot use
it as a texture with the sampling engine.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b2bb666662305ab88aad8198ad69b1c98407d75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 16 13:35:05 2012 +0000
sna/gen6: Restore the non-pipelined op after every WM binding table update
The hw wants it as demonstrated by the '>' in KDE's menus. Why is it
always KDE that demonstrates coherency problems...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a11b22d172898ebfc657339a9ca56102ae92592f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 16 13:06:58 2012 +0000
sna/gen[23]: Remark the destination bo as dirty after flushing
One of the side-effects of emitting the composite state is that it
tags the destination surface as dirty as a result of the *forthcoming*
operation. So emitting the flush after emitting the composite state
clears that tag, so we need to restore it for future coherency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f09363a6e2c77fb23bf0e4c12c4507521fa631b
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Thu Jan 12 15:30:15 2012 +0800
uxa/glamor: Create glamor pixmap by default.
When creating native glamor pixmaps we will get much better performance
than using the textured-drm pixmap, this commit is to make that the
default behaviour when configured to use glamor. Another advantage
of this commit is that we reduce the risk of encountering the
"incompatible region exists for this name" and the associated
render corruption. And since we now never intentionally allocate
a reusable pixmap we could just make all (intel_glamor) allocations
non-reusable without incurring too great an overhead.
A side effect is that those glamor pixmaps do not have a
valid BO attached to them and thus it fails to get a DRI drawable. This
commit also fixes that problem by adjusting the fixup_shadow mechanism
to recreate a textured-drm pixmap from the native glamor pixmap. I tested
this with mutter, and it works fine.
The performance gain to apply this patch is about 10% to 20% with
different workload.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd4c139a3959df90c7f078817fc6e2f3db715bf8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 16 00:32:12 2012 +0000
sna: On LLC systems quietly replace all linear mmappings using the CPU
If the GPU and CPU caches are shared and coherent, we can use a cached
mapping for linear bo in the CPU domain with no penalty and so avoid the
penalty of using WC/UC mappings through the GTT (and any aperture
pressure). We presume that the bo for such mappings are indeed LLC
cached...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c20a729d0a57fd5a782d9114535d9474f39a8950
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 22:19:22 2012 +0000
sna/gen6: Force a batch submission after allocation failure during composite
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 380a2fca3cce4c99c5026ab800f7885a1959b16d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 22:13:20 2012 +0000
sna: Optimise call to composite with single box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f89250de1dc134f54cb68012fa5eb996c61d57e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 21:54:13 2012 +0000
sna: Use the prefer-GPU hint for forcing allocation for core drawing
Similar to the render paths and simpler than the current look up tiling
method.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8652bf7a196f53842db70f5c70aded31b470b0ab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 19:04:01 2012 +0000
sna: Don't track an unmatching tiled bo when searching the linear cache
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cc4b616990fa71e96d38512d8cdb4c3e2abb21c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 19:55:50 2012 +0000
sna/video: Increase the level of paranoia
In how many different ways can we check that the scanout is allocated
before we start decoding video?
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f480ba02c66fcc02bad483731c4c0cf6c746c0d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 18:45:06 2012 +0000
sna: Tidy search through active bo cache
Perform the assertions upon cache consistency upfront, and tidy the
indentation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f7bc35d7f956f7c2507eabc874ead1a83c85ddb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 18:14:24 2012 +0000
sna: Use indirect uploads rather than teardown existing CPU maps
Allow the snoopable CPU mapping to be used inplace of the GTT map for
untiled bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 475fa67ed320f94df37ec86fe6c5dda886923751
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 17:30:00 2012 +0000
sna: Fast path move-area-to-cpu when the pixmap is already on the cpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 37ced44a53008debaf869ec9ef4ba2e5d6982e76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 15:35:57 2012 +0000
sna: Be a little more lenient wrt damage migration if we have CPU bo
The idea being that they facilitate copying to and from the CPU, but
also we want to avoid stalling on any pixels help by the CPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3732a6f7f61a959521be9a668bba045591e633c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 11:06:59 2012 +0000
sna: Defer ring switching until after a period of idleness
Similar to the desire to flush the next batch after an overflow, we do
not want to incur any lag in the midst of drawing, even if that lag is
mitigated by GPU semaphores.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5df7147b0934dadc63459c2c0f33e0663692425a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 10:28:00 2012 +0000
sna: Restore the kgem_create_map() symbol
As the stub is exported to the driver even in the absence of vmapping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit be53740c6f0bb182e3d88f0597f127732c839316
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 10:16:13 2012 +0000
sna: Various DBG typos
Fix some mispellings inside the DBG messages
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 349e9a7b94199e759acaaccac3abf5e28f3c246f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 10:04:11 2012 +0000
sna: Prefer read-boxes inplace again
Using the gpu to do the detiling just incurs extra latency and an extra
copy, so go back to using a fence and GTT mapping for the common path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 09dc8b1b358aa33836d511b75f92e8d096bc7e59
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:21:29 2012 +0000
sna/gen7: Check reused source for validity
Be sure the mask picture has a valid format even though it points to the
same pixels as the valid source. And also be wary if the source was
converted to a solid, but the mask is not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d9871f01d8c4584c1f39eb09b51d5461863934e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:21:29 2012 +0000
sna/gen6: Check reused source for validity
Be sure the mask picture has a valid format even though it points to the
same pixels as the valid source. And also be wary if the source was
converted to a solid, but the mask is not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1d6030322e2c3bae87a0173a32fb8d341dea560c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:21:29 2012 +0000
sna/gen5: Check reused source for validity
Be sure the mask picture has a valid format even though it points to the
same pixels as the valid source. And also be wary if the source was
converted to a solid, but the mask is not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e4a24ef6c186909c99a501cb606994b5c10a813
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:21:29 2012 +0000
sna/gen4: Check reused source for validity
Be sure the mask picture has a valid format even though it points to the
same pixels as the valid source. And also be wary if the source was
converted to a solid, but the mask is not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea299f2523d5adeca84274bb7003cde8ec743a44
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:21:29 2012 +0000
sna/gen3: Check reused source for validity
Be sure the mask picture has a valid format even though it points to the
same pixels as the valid source. And also be wary if the source was
converted to a solid, but the mask is not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 007da2f97894814eaded4d24e0481f950ca7bd00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:21:29 2012 +0000
sna/gen2: Check reused source for validity
Be sure the mask picture has a valid format even though it points to the
same pixels as the valid source. And also be wary if the source was
converted to a solid, but the mask is not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1d55b42fbd77e85ab8930b78bb5a9e3bccbca49e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:44:23 2012 +0000
sna: Fix read back of partial mmapped buffers
Do not move a GTT mapped buffer into the CPU domain, it causes untold
pain for no benefit!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 046e945173397e5fee36a231303b68a6bc9d809d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 23:25:52 2012 +0000
sna: Discard read buffers after use
Rather than pollute the cache with bo that are known not to be in the
GTT and are no longer useful, drop the bo after we read from it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 421ee0bb53321e9fb2f17c850c51b80cc385bf57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 15 00:46:47 2012 +0000
sna: Do not assume that the mappable aperture size is a power of two
And instead derive a power-of-two alignment value for partial buffer
sizes from the mappable aperture size and use that during
kgem_create_buffer()
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=44682
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5d5da35c9fab4e7154921861ecbb83befb8840e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 18:28:24 2012 +0000
sna/gen[23]: Check for room in the batch before emitting pipeline flushes
Use a single idiom and reuse the check built into the state emission,
for both spans/boxes paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f7e4799687d5010ea0b56aeb6fbbb2e854b1b363
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 16:53:38 2012 +0000
sna/gen6: Allow greater use of BLT
Typically we will be bound to the RENDER ring as once engaged we try not
to switch. However, with semaphores enabled we may switch more freely
and there it is advantageous to use as much of the faster BLT as is
feasible.
The most contentious point here is the choice of whether to use BLT for
copies by default. microbenchmarks (compwinwin) benefit from the
coallescing performed in the render batch, but the more complex traces
seem to prefer utilizing the blitter. The debate will continue...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c1ce34d4509a3f3e963d82ac0569a21706892f8e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 15:08:18 2012 +0000
sna/gen6: Tidy markup for when using the BLT is truly preferrable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b64751dbdb1b88b91ad97aaf995b4261876cf860
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 13:50:50 2012 +0000
sna: Be more lenient wrt switching rings if the kernel supports semaphores
If the kernel uses GPU semaphores for its coherency mechanism between
rings rather than CPU waits, allow the ring to be chosen on the basis
of the subsequent operation following a submission of batch. (However,
since batches are likely to be submitted in the middle of a draw, then
the likelihood is for ddx to remain on one ring until forced to switch
for an operation or idle, which is the same situation as before and so
the difference is miniscule.)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 295a22d2709b2442b5254968437f897dac22a0ec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 14:12:25 2012 +0000
sna: Ensure that the batch mode is always declared before emitting dwords
Initially, the batch->mode was only set upon an actual mode switch,
batch submission would not reset the mode. However, to facilitate fast
ring switching with semaphores, reseting the mode upon batch submission
is desired which means that if we submit the batch in the middle of an
operation we must redeclare its mode before continuing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0d2a50772200d868d094f90dc1d30c1b4d7930ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 11:03:55 2012 +0000
sna/glyphs: Cache the glyph image on the fallback path as well
The glyph cache grew to accommodate the fallback pixman image for mask
generation, and is equally applicable along the full fallback path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f3e0ba4f65db2b85f89aa3868d153434bc41c811
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 10:17:27 2012 +0000
sna/gen5: Disable render glyphs_to_dst
Processing more than a single rectangle using the CA path on ILK is
extremely hit-or-miss, often resulting in the absence of the second
primitive (ie. the glyphs are cleared but not added.) This is
reminiscent of the complete breakage of the BRW shaders, none of which
can handle more than a single rectangle.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb92818ba4dc81ce62d58a87b5af6cb1e3a96708
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 01:48:11 2012 +0000
sna: Pass render operation to flush and avoid the implicit flush-on-batch-end
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a62429a1f79b8fa4a5ddaf61b2bc80fc8dbe576c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 19:00:01 2012 +0000
sna: Upload continuation vertices into mmapped buffers
In the common case, we expect a very small number of vertices which will
fit into the batch along with the commands. However, in full flow we
overflow the on-stack buffer and likely several continuation buffers.
Streaming those straight into the GTT seems like a good idea, with the
usual caveats over aperture pressure. (Since these are linear we could
use snoopable bo for the architectures that support such for vertex
buffers and if we had kernel support.)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 24df8ab9742f771cfeb6d30bd8a61a17a9e22ca7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 16:15:21 2012 +0000
sna: Reverse the chronological sort order of inactive vma entries
The goal is to reuse the most recently bound GTT mapping in the hope
that is still mappable at the time of reuse.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f26bbe3dd55bfe26b6f93fc1f9e9813fc11f7c4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 15:59:51 2012 +0000
sna: Remove the short-circuiting of all-damage in move_to_cpu
To allow a replacement of the complete pixmap to be performed in place.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c81dba18e6a308d716a11b90da6e53ca7f5f8a02
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 14:21:13 2012 +0000
sna: Hint whether we prefer to use the GPU for a pixmap
This includes the condition where the pixmap is too large, as well as
being too small, to be allocatable on the GPU. It is only a hint set
during creation, and may be overridden if required.
This fixes the regression in ocitysmap which decided to render glyphs
into a GPU mask for a destination that does not fit into the aperture.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2bd942d55314426d7f429d7ccc0b62a622a79009
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 14:08:34 2012 +0000
sna/trapezoids: Quieten the debugging of the gory details of the rasteriser
Hide the noise under another level of debugging so that hopefully the
reason why it chose a particular path become clear.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5dbcfc2ee3af64846298dbcb20db27c93b3d57f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 13:52:10 2012 +0000
sna: Be more lenient in not forcing to the GPU if the sources have CPU damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20ff4a1d73cc10e1f53050b19b8799ccbb5c7d04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 13:30:13 2012 +0000
sna: Use top_srcdir to detect .git rather than top_builddir
For srcdir != builddir builds, we need to be searching the source tree
for the git id.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a4d5d725996b94e314ae7697c7a597ed2f60e8cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 10:41:44 2012 +0000
sna: Experiment with GTT mmapped upload buffers
In a few places, we can stream the source into the GTT and so upload in
place through the WC mapping. Notably, in many other places we want to
rasterise on a partial in cacheable memory. So we need to notify the
backend of the intended usage for the buffer and when we think it is
appropriate we can allocate a GTT mapped pointer for zero-copy upload.
The biggest improvement tends to be in the PutComposite style of
microbenchmark, yet throughput for trapezoid masks seems to suffer (e.g.
swfdec-giant-steps on i3 and gen2 in general). As expected, the culprit
of the regression is the aperture pressure causing eviction stalls, which
the pwrite paths sidesteps by doing a cached copy when there is no GTT
space. This could be alleviated with an is-mappable ioctl predicting when
use of the buffer would block and so falling back in those cases to
pwrite. However, I suspect that this will improve dispatch latency in
the common idle case for which I have no good metric.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 252f3818250ecf4776f20afa8111d7f1f6f29c18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 11:30:32 2012 +0000
sna: Relinquish the GTT mmap on inactive buffers if moved out of the aperture
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c73dd91e90810116c215060bac434c5e8174f5f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 14 17:00:01 2012 +0000
Include <xorgVersion.h> to repair build
intel_module.c:41:48: error: missing binary operator before token "("
commit b213f6e876f29cbcaccffeeb733726be4c91529e
Author: Stefan Dirsch <sndirsch@suse.de>
Date: Sat Jan 14 05:43:33 2012 +0100
Make driver backwards compatible for server 1.6.x.
Signed-off-by: Stefan Dirsch <sndirsch@suse.de>
commit 94217a4dd908f1368dfdef90797ce74a081663fb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 10:03:28 2012 +0000
sna: Decouple dirty pixmaps from list if we fail to upload them
Rather than iterate endlessly trying to upload the same pixmap when
failing to flush dirty CPU damage, try again on the next flush.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 65ef369c733ab45945a7d5fe4b76fe5c7167b51b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 13 09:58:40 2012 +0000
sna: Decouple from CPU dirty list after removing all CPU damage
In the paths where we discard CPU damage, we also need to remove it
from the dirty list so that we do not iterate over it during flush.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0845fcef9e664eb100b55ad1cc20743844deee58
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 23:45:03 2012 +0000
sna: Correct iteration counter for stippled blits
==7215== Invalid read of size 2
==7215== at 0x51A72F3: sna_poly_fill_rect_stippled_8x8_blt
(sna_accel.c:7340)
==7215== by 0x51A9CDF: sna_poly_fill_rect_stippled_blt
(sna_accel.c:8163)
==7215== by 0x51A3878: sna_poly_segment (sna_accel.c:6090)
==7215== by 0x216C02: damagePolySegment (damage.c:1096)
==7215== by 0x13F6E8: ProcPolySegment (dispatch.c:1771)
==7215== by 0x1436B4: Dispatch (dispatch.c:437)
==7215== by 0x131279: main (main.c:287)
==7215== Address 0x6f851e8 is 0 bytes after a block of size 32 alloc'd
==7215== at 0x4825DEC: malloc (vg_replace_malloc.c:261)
==7215== by 0x51A3558: sna_poly_segment (sna_accel.c:6049)
==7215== by 0x216C02: damagePolySegment (damage.c:1096)
==7215== by 0x13F6E8: ProcPolySegment (dispatch.c:1771)
==7215== by 0x1436B4: Dispatch (dispatch.c:437)
==7215== by 0x131279: main (main.c:287)
An example being the stippled outline in gimp, the yellow marching ants,
would randomly walk over the entire image.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c2c6474efd4dbc5a0fc9c68ef4e5b5e5cfee415
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 23:11:05 2012 +0000
sna/dri: Hook up a compile option to switch colour buffers to Y-tiling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 59b79e5952fdc40f8c50f74a72a19363cb426140
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 21:05:39 2012 +0000
sna: Reorder composite-done to destroy mask bo before source bo
Just in the unlikely event that we hit the delete-partial-upload path
which prefers destroying the last bo first.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 983b755313df8a0d256c59c32ec4106e35f237aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 21:05:16 2012 +0000
sna/damage: Fix union of extents with dirty damage but no region
By failing to account for certain paths which would create a damage elt
without fully initialisating the damage region (only the damage extents),
we would later overwrite the damage extents with only the extents for
this operation (rather than the union of this operation with the current
damage). This fixes a regression from 098592ca5d,
(sna: Remove the independent tracking of elts from boxes).
Include the associated damage migration debugging code of the callers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8d2f1eefe142b65db7d8821ba0f80fdb0902b2d5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 21:08:41 2012 +0000
sna: Pass a hint that we may like to perform the fallback in place
If we do not read back from the destination, we may prefer to utilize a
GTT mapping and perform the fallback inplace. For the rare event that we
wish to fallback and do not already have a shadow...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 48ab72754d0069a3247c5fee8c353a6b593eaed9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 21:07:15 2012 +0000
sna: Use the GPU bo if it is all damaged
By marking the scratch upload pixmap as damaged in both domains, we
confused the texture upload path and made it upload the pixmap a second
time. If either bo is all-damaged, use it!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20a4d7181983c7fed289844be49ccaf3f56965c6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 21:05:51 2012 +0000
sna: Dump batch contents for debugging before modification
We need to dump the batch contents before the maps are made by the
construction of the batch itself.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7932a2a259069bb7d19af8566f7b7704f6c2eade
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 14:06:22 2012 +0000
sna: Update for removal of backwards compatible miWideDash
miWideDash() no longer calls miZeroLineDash() when called with
gc->lineWidth==0, we need to do so ourselves.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7cefddd467bfd0c100219969712a0133475004c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 13:17:43 2012 +0000
sna: Re-enable min-alignment workaround on pre-SNB hw
Confirmed as still being required for both gen3 and gen4. One day I will
get single-stream mode working, just not today apparently.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 978e1aeceab3c1a524f7d7a070fe04f37530c8d9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 11:38:56 2012 +0000
sna: Only shrink a partial buffer if it is no longer used.
The condition on being able to shrink a buffer is more severe than just
whether we are reading from the buffer, but also we cannot swap the
handles if the existing handle remains exposed via a proxy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3169154d18600e0d41db5f833fad52970e17b55
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 11:36:05 2012 +0000
sna: Improve a DBG message
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2a22990968aebd53a7bfeaf19e58ee609b980e5f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 11:22:06 2012 +0000
sna: Prevent 60Hz wakeups if the client stops in mid-render
Only continue to wake up if the scanout remains active.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1c0e9916caef6594511009c8cb79071ac0d82090
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 11:12:56 2012 +0000
sna: Align the partial buffer contents to cachelines
To enable Daniel's faster pwrite paths. Only one step removed from using
whole page alignment...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1e4080318f58fd51f37792eefd367e2e4c813ea3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 10:47:19 2012 +0000
sna: Replace the open-coded bubble sort of the partial list
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7290ced5791f9860b00901fa9a4545ab5a067fae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 02:59:43 2012 +0000
sna/video: Fix for changes in damage api
We can avoid both calls to modify the damage with one simple check.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87e6dcb3b06c274ecba5de56d4e86fec73e46dbb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 02:09:22 2012 +0000
sna: Don't call RegionIntersect for the trivial PutImage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1bd6665093574372248a0743e5630e68aac653ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 01:37:08 2012 +0000
sna: Disable the min alignment workaround
Allow all generations to use the minimum alignment of 4 bytes again as
it appears to be working for me... Or at least what remains broken seems
to be irrespective of this alignment.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 112b8959261712aaa82f92af0aca4b97fa7c7f03
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 01:38:18 2012 +0000
sna: Prevent shrinking a partial buffer stolen for a read
If we reuse a partial buffer for a read, we cannot shrink it during
upload to the device as we do not track how many bytes we actually need
for the read operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b09ae4c20313fea7af11f77cd673039635d4dcc7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 12 00:58:08 2012 +0000
sna: Don't drop expired partial bo immediately, wait until dispatch
As the partial bo may be coupled into the execlist, we may as well hang
onto the memory to service the next partial buffer request until it
expires in the next dispatch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3c42565a8f557b2e7f7ff7bfa45b13b606f2968
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 16:39:45 2012 +0000
sna: Store damage-all in the low bit of the damage pointer
Avoid the function call overhead by inspecting the low bit to see if it
is all-damaged already.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c64a9d0683e047a7eb041df78db746f6dd387b5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 19:51:42 2012 +0000
sna: Choose a stride for the indirect replacement
Don't blithely assume that the incoming bytes are appropriately aligned
for the destination buffer. Indeed we may be replacing the destination
bo with the shadow bytes out of another,larger, pixmap, in which case we
do need to create a stride that is appropriate for the upload an
perform the 2D copy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b82851e74d5010ee08938ee42fa44c29fed633b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 15:42:00 2012 +0000
sna: Mark upload pixmaps as being wholly GPU damaged
So that subsequent code resists performing CPU operations with them
(after they have been populated.)
Marking both sides as wholly damaged breaks the rules, but should work
out so long as we check whether we can perform the operation within the
target damage first.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2a5ab05f1690484c230e8f876a3f7aefb371af71
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 15:24:28 2012 +0000
sna: Use a minimum alignment of 64
We should be able to reduce this by disabling dual-stream mode of the
GPU (which we want to achieve any way for 2D performance). Artefacts
in small uploads demonstrate that we fail to do.
References: https://bugs.freedesktop.org/show_bug.cgi?id=44150
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e94807759eb6cfb10bd2d372fa71cc64a730bc7c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 12:13:18 2012 +0000
sna/gen6: Special case spans with no transform
As the no transform is a special case of affine, we were attempting to
deference the NULL transform in order to determine if it was a simple
no-rotation matrix. As the operation is extremely simple, add a special
case vertex program to speed it up.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a5313900ec9a7c499eb5051f3a5f078a9b0bbde
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 12:09:13 2012 +0000
sna: Explicitly retire the bo following a serialisation point
This is to keep the sanity checks in order, but conceptually should be
useful as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2add5991a7d186d8271cb79ae4f62dad7b4ca243
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 11:33:19 2012 +0000
sna: Mark the bo as no longer in the GPU domain after clearing needs_flush
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fec70985719eec75b7fa799bddc3115fb329ab86
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 10:57:57 2012 +0000
sna: Add assertions to track requests
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a93c93be76f6d5d2b481971349aabd15f282c3e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 11 00:05:20 2012 +0000
sna/gen6: Add a vertex program for a simple (affine, no rotation) spans
I long for the day when this code is obsolete... Until then, this gives
a nice boost in the fishtank.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3cf5da1090ac777044912ec24619d349d1f6b521
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 23:32:29 2012 +0000
sna: Amalgamate small replacements into upload buffers
Similar for the standard io paths, try to reuse an upload buffer for a
small replacement pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f0e3f6b5bebf7471d3e3e84bd9b2d8469eb64093
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 22:12:41 2012 +0000
sna: Check needs-flush status immediately upon destroy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b4ae6dbaedd774f250b610b1e7323897c4abe23a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 21:25:28 2012 +0000
sna: Align the small upload buffers to 2 texels, and the pitch to dwords
References: https://bugs.freedesktop.org/show_bug.cgi?id=44150
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46f6c6917effbc43305367581cc1bbaa962c0251
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 20:34:09 2012 +0000
sna: A partial read buffer is allowed to be in the GPU domain
As we can create the read buffer from an active cached bo, it may
already be in the GPU domain by the time we first finish it, so fix the
broken assertion.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c26055639f789b211f7db982e65ec0b86b23d4a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 20:06:51 2012 +0000
sna: Shrink the partial upload buffers before compacting the batch
So that the relocation entries point into the contiguous surface/batch
and can be trivially fixed up.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7b077a4d3d549cde79d5b876289203788294493c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 18:40:53 2012 +0000
sna: Make the check for a single fill-rectangle clearer before modifying damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca2a07adc45273dc1abeb4b3ba7f88461aaf9c00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 17:13:38 2012 +0000
sna: Release the stale GTT mapping after recreating the bo with new tiling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8dd913fd3a093b54fc024fea2b31a3db2518db8d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 10:38:43 2012 +0000
sna: Add reminder about possible future tiling optimisations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 21948578d0d87f38447ef1ae44fada406949bca8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 03:19:16 2012 +0000
sna: Disable the inline xRGB to ARGB upload conversion
As we have to upload the dirty data anyway, setting the
alpha-channel to 0xff should be free. Not so for firefox-asteroids on
Atom at least.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87f73b043426c47efa7670fb65bdcc7dfcf71fc3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 01:42:37 2012 +0000
sna/gen[23]: Tile render fill to oversized bo
If we are forced to perform a render operation to a bo too large to fit
in the pipeline, copy to an intermediate and split the operation into
tiles rather than fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ccb31c5a4120efb940168c5e52154add01b0586
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 01:41:09 2012 +0000
sna: Shrink upoads buffers
If we do not fill the whole upload buffer, we may be able to reuse a
smaller buffer that is currently bound in the GTT. Ideally, this will
keep our RSS trim.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 572cc76be5c78102166f2b3640640e21acdfa129
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 09:13:34 2012 +0000
sna: Destroy the counter damage after a reduction-to-all
If, for instance, we reduce the GPU damage to all we know that there can
be no CPU damage even though it may still have a region with a list of
subtractions. Take advantage of this knowledge and cheaply discard that
damage without having to evaluate it.
This should prevent a paranoid assertion that there is no cpu damage
when discarding the CPU bo for an active pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a255e13164440b797e5ac11dcbf72f0827a3094
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 16:34:23 2012 +0000
sna: Replace the free-inactive-gpu-bo with the generic code
The function was semantically equivalent to moving the pixmap to the CPU
for writing, so replace it with a call to the generic function.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c1d403266a611a68081690d19f6debb8e343095f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 00:41:05 2012 +0000
sna: Allow for xRGB uploads to replace their target bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 406776cd955c3c384d4a537300e21eebe4413666
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 10 00:25:14 2012 +0000
sna: Rearrange buffer allocation to prefer llc bo over vmaps
If we can create snoopable bo, we prefer to use those as creating a vmap
forces a new bo creation increasing GTT pressure.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b76865fa3deff2f44a1158914a124b9c81d67eca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 9 22:11:21 2012 +0000
sna/gen2: Try to avoid creating a bo for solid colours
As we try to use the diffuse/specular and only resort to using a texture
operation for convenience in the rare case of a solid mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 981aae104a96b41db88cc381cc7592818f3e1298
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 9 22:02:40 2012 +0000
sna/gen2: Eliminate some switching between logic op and blend
If the new mode can be done either using a logic op or with the blend
unit, prefer the currently enabled unit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d65b7f9cf46a48e3bfb37c0b75df55aa1e7bff41
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 9 21:58:03 2012 +0000
sna/blt: Rearrange to reduce a out-of-bounds copy to a clear
If we asked to use the BLT, try to avoid trigging a context switch for
a trivial case where we sample outside of a NONE source and so can
reduce the operation to a clear.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 09e54c553680cbc2f3b4319cdab0f3d1af1574a8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 9 14:04:41 2012 +0000
sna/gen2: Add poor-man's linear gradient support
Convert the linear gradient to a texture ramp and compute the texture
coordinates in the standard manner.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c70558ae7298db94724c931d88a730ef0151608
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 20:48:48 2012 +0000
sna: mark the cpu bo used for the upload buffer as in CPU domain
For correctness we need to inform GEM of the change of domain for the
buffer so that it knows to invalidate any caches when it is next used by
the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9ec31af02922bb016d0dfba07bc60cdca35b36f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 15:52:17 2012 +0000
sna/io: Combine small uploads into single writes
For a small update, try and amalgamate the upload buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4db1bb3fd81b51e74b7f3e90078627d9d96fbefe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 14:20:40 2012 +0000
Removed deprecated xf86PciInfo.h includes
The driver should and does provide its own PCI-IDs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 54232d1a5da51d0f68fe099436bb0a1a2e249954
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 15:22:58 2012 +0000
sna: Add ricer stripes to memcpy_xor
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c037b4f542a7b21cbaecedec259da3589db10039
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 08:58:41 2012 +0000
sna: Tune cache size for cpu bo cache
This helps SNB on cairo-traces that utilize lots of temporary uploads
(rasterised sources and masks for instance), but comes at a cost of
regressing others...
In order to counter the regression from increasing the GTT cache size,
the CPU/GTT vma cache are split and accounted separately.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 26042b2660d87044e1920a1267d9984c00c9566a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 11:45:11 2012 +0000
sna: Bubble sort the partial buffer list back into order after trimming padding
After reducing the used size in the partial buffer, we need to resort
the list to maintain the list in decreasing amount of available space.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f7ea44bf19a03ee81b683885c9c2416092254a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 02:27:28 2012 +0000
sna/gen[67]: Hook into the clear operation for glyph masks
Allow SandyBridge to specialise its clear routine to reduce the number
of ring switches. It may be interesting to specialise the clear routines
even further and use the special render clear commands...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 803ac5c6b992cb5448c67b11345b87a5d2b9c60d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 01:38:09 2012 +0000
sna/trapezoids: Don't risk stalling for inplace SRC trapezoids
Optimistically we would replace the GPU damage with the new set of
trapezoids. However, if any partial damage remains then the next
operation which is often to composite another layer of trapezoids (for
complex clipmasks) using IN will then stall.
This fixes a regression in firefox-fishbowl (and lesser regressions
throughout the cairo-traces).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0229841c0d705138d6317a22ba80f4fa10d26acc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 01:46:24 2012 +0000
sna: Do not upload an untiled GPU bo if we already have a CPU bo
Continuing the tuning for sna_copy_boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 42eb9b7c4b55b620d9652ad3a54c8ab0a76fd7c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 00:21:26 2012 +0000
sna: Trim usage of vmapping
The first, and likely only, goal is to support SHMPixmap efficiently
(and without compromising SHMImage!) which we want to preserve as vmaps
and never create a GPU bo. For all other use cases, we will want to
create snoopable CPU bo ala the LLC buffers on SandyBridge.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e52f0204939924181480feec6d1511259169c8f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 8 00:20:11 2012 +0000
sna: Do not move-to-gpu for sna_copy_boxes if we have a cpu bo
We trade-off the extra copy in the hope that as we haven't used the GPU
bo before then, we won't need it again.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c05e90aa99c093431a74a94ceba27d7dce49d05b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 7 18:23:43 2012 +0000
sna: Missing chunks from last commit
And update the check for reusing the blit!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 292aebfcdc042b08d3a5a21f839e6aec1175359e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 7 18:09:47 2012 +0000
sna: Prevent reuse of scanlines after the buffer is destroyed
Once the buffer is destroyed, it may be reallocated with a new pitch. We
could track handle and pitch, but it is easier to simply restart the
blit after the buffer is freed.
References: https://bugs.freedesktop.org/show_bug.cgi?id=44277
References: https://bugs.freedesktop.org/show_bug.cgi?id=44555
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d7d07d1df3ffc889ccc32c2ed44ce374e37f851d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 7 10:37:01 2012 +0000
sna: Pad upload buffers to ensure there are an even number of rows
One restriction common to all generations is that samplers access pairs
of rows and so we need to pad the buffer to accommodate access to that
second row. Do so unconditionally along paths that may be used by the
render pipeline.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2ad0f6272c776939499c6202fb60bdcc2e955fa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 17:11:00 2012 +0000
sna/blt: Amalgamate many PolyFillRect of single boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c085de905c30cb5bae6b339841badf1e105c6ee6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 15:47:47 2012 +0000
sna: Also mark a bo created by force-to-gpu as being all-damaged
Similar to the action taken into move-to-gpu so that we forgo the
overhead of damage tracking when the initial act of creation is on the
render paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f1935bb4e894264053d94e53c99d5ad607700fb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 15:26:11 2012 +0000
sna: Support performing alpha-fixup on the source
By inlining the swizzling of the alpha-channel we can support BLT copies
from an alpha-less pixmap to an alpha-destination.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 141001df6c9c3485c500ed531a214c09b46c1d3b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 13:35:27 2012 +0000
sna: always skip active search when requested for find an inactive bo
References: https://bugs.freedesktop.org/show_bug.cgi?id=44504
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eac0d9652b2399f8c36ba0288db6fe347ed78dc9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 12:39:49 2012 +0000
sna: Optimise sna_poly_segment() for the frequent no-op case
Strange as it may seem... But the principle of doing less work with
greater locality should help everywhere, just not as noticeable when
real work is performed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3699fff5ada85e4dea739aade25ebbb728e18f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 12:15:46 2012 +0000
sna: Only force a pipeline flush for a change of destination, not sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2fefee6015ed2df52c8513ae180ca83c01ff83c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 12:10:27 2012 +0000
sna/gen6: Reuse current no-blending setup for PictOpClear
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 800ca0b4d1194544fe2461f91cbdc632c4d3dd7a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 12:00:43 2012 +0000
sna/gen6: Tidy emission of CC state (blending)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b9c9e9970cdb542173e3ed0da2bef614abedd3f7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 11:38:31 2012 +0000
sna/trapezoids: Add debug markers for move-to-cpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2841c5fee79c42bca3e098ec620755d341b6888f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 11:32:54 2012 +0000
sna: fast path move-to-cpu of an all-damaged CPU bo
When the bo is already completely damaged on the CPU, all we need to do
is to sync with the CPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 07f1724ba5759772043fc4c5d1163ddd640004c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 11:00:38 2012 +0000
sna: Pass the real destination pixmap to sna_write_boxes()
Faking it for the render upload simply isn't good enough, since we need
the correct drawrect.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c2e9a98715eeddd8dfdff9fe3871bde659484cc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 02:26:39 2012 +0000
sna/trapezoids: Use a slightly faster miTrapezoidBounds()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 75f61678249018c84872c61b4609ba9d3d0d73dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 01:38:42 2012 +0000
sna: Only need to remove the pixmap from the dirty CPU list when clearing damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86cc2cd3343c16b12e35e2048c113481f49196cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 01:31:15 2012 +0000
sna: The condition for automatically using the GPU source is no CPU damage
With no CPU damage to upload, we know that there is no reason not to use
the GPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 69c556c310da544ddb66c2441f5d06dca29fb9f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 6 00:21:29 2012 +0000
sna: Rearrange use-cpu-bo to avoid reducing GPU damage
If we spot that the region is wholly contained within the CPU damage
initially, we can conclude that is not in the GPU damage without
reduction.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34c4dbe825a45315b05f0bd49539cbcf5de276f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 23:18:37 2012 +0000
sna/gen6: Only force BLT if the src and dst overlaps for self-copy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc79af7a4abf1f0ceccacf23e8467ee2872eec09
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 23:06:17 2012 +0000
sna: Only force a batch continuation if the scanout is written to
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c16c16d2553aa9a8bf9b0b0b367715b59020a357
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 22:51:55 2012 +0000
sna/gen6: Enable reuse of source Picture
Check if the source and mask are identical pictures and just copy the
source channel to the mask in that case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f642b08870c6d7686368e053962075c153f76f86
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 22:26:09 2012 +0000
sna: Quickly handle the common case of using a CPU source pixmap
For the common case (at least with llc bo) where we are immediately
using an uploaded image from its linear buffer, check upfront before
computing the sampled region for transfer to the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8a9baa59e9d0c0761b82f23734514f6847a9bcc1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 22:16:31 2012 +0000
sna: Quickly handle the common case of using a GPU source pixmap
For the common case of glyphs, the pixmap is entirely on the GPU which
can be quickly tested before performing the more complex transformations
to determine how much pixel data we need to upload.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d4dad6e3723d70d78247f29f86079862af175266
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 21:39:24 2012 +0000
sna: Check that the GTT is no longer mapped before ensuring the shadow pointer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 352f0a3ffb8ae8503bb2fab779ea84f4e6d76317
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 21:33:26 2012 +0000
sna: Only mark the pixmap as GTT mapped if the private owns the pixels
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3061382f98c0b284c250c1a36f7a4fee22046664
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 21:05:52 2012 +0000
sna: Make sure that we do not attach to SHM pixmaps in ignorance
Without xserver support for notification of when scratch pixmaps are
reused, we simply cannot attach our privates to them lest we cause
corruption with SHM pixmaps.
This is a recent regression back unto an old, old xserver issue.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=44503
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f7431726338e72d7a989e838f48aecdab15ab366
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 20:26:30 2012 +0000
sna: Add more debugging to use-gpu-bo
To aide debugging in conjunction with compositors and their crazy
offsets.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 53c943b551b86402067ea96cd9fcca2848e84387
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 18:41:26 2012 +0000
sna: Check for usable pixmap before deference its private
Beware the NULL pointer and early deference.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 307276d7da99ceb84c175e412452e5d86d615cf4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 14:26:05 2012 +0000
sna: Enable using the render pipeline for uploads to Y-tiled pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f9451aaa39e1d77b08d2201f5c4a44ab834f2237
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 14:22:21 2012 +0000
sna: Mark the upload as having acquired the GTT mapping
In order for the entire PutImage to be performed inplace, we need to
maintain the tendency to keep doing inplace operations. This hint is
provided by tracking whether or not the last operation used the GTT
mapping. However, that hint was not being provided by zpixmap_blt.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce93c00a33a395986ffc0d33aae85d2c23aabc5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 14:20:55 2012 +0000
sna: Avoid operating inplace if we have pending CPU damage
If the operation does not replace existing CPU damage, we are likely to
want to reuse the pixmap again on the CPU, so avoid mixing CPU/GPU
operations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f5d02d90f3349f33341954fc55824d12a7829e6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 12:56:21 2012 +0000
sna: Avoid switching rings for uploading data
On systems that incur painful overhead for ring switches, it is usually
better to create a large buffer and perform a sparse copy on the same
ring than create a compact buffer and use the BLT.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a42111ff94911d5fad34e6dbac8aa4a11b2d8032
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 12:12:22 2012 +0000
sna/trapezoids: Try creating the trapezoids mask inplace if not using spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4c6ccbd46a1681c73382b79a0246f7d8cb097606
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 11:09:01 2012 +0000
sna: Throttle, throttle, throttle.
This reverts 281425551bdab7eb38ae167a3205b14ae3599c49 as it was causing
insufferable lag in firefox.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dbb495c3aeef34eab2aabfdfaafb81facdea4100
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 10:34:08 2012 +0000
sna: Attach to the pixmap for source counting when deferring uploads
If we decide to defer the upload for this instance of the source pixmap,
mark it so. Then if we do use it again we will upload it to a GPU bo and
hopefully reuse those pixels.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 292097590ba0f81b7505aedb2a4fbd18021641a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 10:31:15 2012 +0000
sna: Try doing a cheap is-contained check before reducing damage
If the pixmap is entirely within the current CPU damage, we can forgo
reducing either the GPU or CPU damage when checking whether we need to
upload dirty pixels for a source texture.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ddae8bf21067e7d2a031a6b9020c02ab977cfed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 10:27:37 2012 +0000
sna: Check the composite-rectangles will be on the GPU before forcibly attaching
If we think that the operation is better performed on the CPU, avoid the
overhead of manipulating our privates.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6ffd3605640bacaf0d744075622463aacf78d797
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 10:25:12 2012 +0000
sna: Deferred attachment to a pixmap needs to mark the pixmap as entirely dirty
As demonstrated with oversized glyphs and a chain of catastrophy, when
attaching our private to a pixmap after creation we need to mark the
entire CPU pixmap as dirty as we never tracked exactly which bits were
dirtied.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a09ebe0b6cc66d08e52b57851d9b8a6a1f71df2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 10:23:25 2012 +0000
sna: Immediately upload oversized glyphs
Glyphs, even large ones, we suspect will be reused and so the deferred
upload is counterproductive. Upload them immediately and mark them as
special creatures for later debugging.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 797b27365dc09a3f84349a33cffbfdc67cba0baa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 10:30:47 2012 +0000
sna: Don't perform a deferred attachment for vmapping if not supported
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23e3959e1f603c3ba0bd4f01128290241cf93edf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 04:00:32 2012 +0000
sna: Use the created cpu-bo for upload and download
As we explicitly create CPU bo when wanted, we no longer desire to
spontaneously create vmaps for simply uploading to the GPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4530b87e445aea30ccbe751699963118ad5672d4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 5 00:01:27 2012 +0000
sna: Fix assertion as we may want to create active bo with cpu mappings
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4119e68fb157fc612bce5e9c5669112ce35b4ca1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 19:35:30 2012 +0000
sna/damage: Fix reduction to copy the boxes correctly
We need to be carefully to copy the boxes in a strict lifo order so as
to avoid overwritting the last boxes when reusing the array allocations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 71b0924b586d9a60397e92e941e3d0cfa636ee61
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 19:34:41 2012 +0000
sna: Mark tiny CPU pixmaps as completely dirty
Avoid the overhead of tracking damage on small pixmaps when using CPU
rasterisation; the extra cost of sending the whole pixmap compared to
the damage is negligble should it ever be required on the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc14e63256a9b756c7c77ffe73f2f13784396c5a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 19:33:30 2012 +0000
sna: Only request page size allocations for the replacement buffer
A precondition on bo creation is that the size must be page aligned.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 89739b711f42c3dbed7d3f4e6da0cdd61a5205ae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 17:41:16 2012 +0000
sna: Expand small stipples into 8x8 patterns
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 878fbfe509da0a25dff8515d6d3b38ca3826466e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 16:56:55 2012 +0000
sna: Align tiled stipple uploads with the stipple pixmap correctly
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28a222a66bb450c7f6d61aef16fe73332854c8ce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 12:48:25 2012 +0000
sna: Always prefer to use cacheable operations after the GPU is wedged
As rasterisation will be performed upon the CPU we need to avoid the
readbacks form uncached memory and so we should restrict ourselves to
only create further damage within the CPU pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 99ff83a3bebf1aa25c44a87f2c344307d20bc062
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 12:35:12 2012 +0000
sna: Prevent creation of bo purely for GTT mapping when wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a7c35fa4c3155d10ad75ac33aefb03dafa010aba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 12:33:09 2012 +0000
sna: Only allow mappable pixmaps to be mapped
If we did not allocate the pixel data, such as for wedged pixmaps or
scratch buffers, then we cannot perform the pointer dance nor do we want
to create the GPU buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cbc97d28aae138566e49df05e16d274b533ea86
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 12:32:06 2012 +0000
sna: Force creation of ordinary pixmaps when wedged.
If the pixmap was intended for scanout, then the GPU bo will be created
upon attachment to the fb.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6cc73ba66f34d190b7c17421a62aa1256698431
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 12:56:31 2012 +0000
sna: The batch is counted in dwords, not bytes!
Yikes, I choose the wrong units for the max_batch_size.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 227fbb90c4884bbc58c6c0cfff9663ec9ca54171
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 11:47:32 2012 +0000
sna: Carefully free the freed_pixmap upon exit
As the contents of the pixmap are now rubbish, we need to manually
destroy it rather than pass it to the normal sna_pixmap_destroy()
routines.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ed758cd2176ee4f34e03d05d05130d52d75e577
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 12:18:20 2012 +0000
sna: Limit batch to a single page on 865g
Verified on real hw, this undocumented (at least in the bspec before me)
bug truly exists.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3449f1cbe184a618e662d2a662167f05362b82e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 02:38:16 2012 +0000
sna: Guard against NULL damage deref
The fast version of damage checking assumes that the damage has already
been determined to be non-NULL, so make sure it is.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 04a6260016fb5ebefc1056ed6acf5001ec535d5c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 01:14:19 2012 +0000
sna: Fix typo during partial list deletion
And keep the asserts that lead to its discovery.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f1dc1eadd84097fc691e85c636535ceeeb601a18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 4 00:09:30 2012 +0000
sna/gen3: Remove incorrect premultiplication of solid component-alpha mask
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8cb9b8d7d7a1eb62eb3b20e6a50d3f1c9bde40c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 23:13:24 2012 +0000
sna: Discard mask and source for PictOpClear
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit feb75c55d6105a9ecc5f5ec7830276d1654918b9
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Sat Dec 31 21:18:15 2011 +0800
uxa/glamor: Route some missing drawing function to glamor
We have to route all the drawing function to glamor first, when
glamor is enabled. This adds a few more functions that were previously
just falling back to swrast and passes them to glamor instead.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4ea732d7181d4ef7f97fb2585e87cdcaef99d46
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Tue Dec 27 17:09:17 2011 +0800
uxa/glamor: Let glamor do the GC validation
If we are using GLAMOR, then a tile pixmap or stipple pixmap
may be pure glamor pixmap and thus UXA will not know how to
render to them, and we need to let glamor do the validation.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8aa9cedbfca09e22d46ec8882b9bebb3eb83022
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Tue Dec 27 17:09:16 2011 +0800
uxa/glamor: Remove extraneous flush
When glamor is enabled, a pixmap will not be accessed by UXA's
accelerated functions. Only unaccelerated functions may access those
pixmaps, and before each unaccelerated rendering, it calls
uxa_prepare_access which will do a glFlush. Combined with a flush before
sending to DRI clients, we no longer need to flush after every
operation.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ca94ed91fab7a9de5eed1053b891e8420cdf43d
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Tue Dec 27 17:09:15 2011 +0800
uxa/glamor: Remove dead code.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5576afc7d12ec0f028e416f4b4a076fc6d3c29d9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 16:48:52 2012 +0000
sna: Inline checks for over-sized buffers during pixmap creation
Make the tests for acceptable GPU pixmaps explicit and upfront.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b2dc17678fa3a548be61e1055d4d321dbd6494c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 15:50:21 2012 +0000
sna: Always search for an exact active match first from the bo-cache
And accept second-best only if permitted by flags.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit caf41ae23d263c7baed6b23a80693690c4dfe563
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 15:11:13 2012 +0000
sna: Force tiling on medium pitches if not reduced for other reasons
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1b688ca0cfc1e623f896e60a6a6abf724d57efb4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 14:18:05 2012 +0000
sna: Delete the last buffer if destroyed without being used on the GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a68e7277104d7dccbdc4739eb5651902b9ccc20
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 12:19:24 2012 +0000
sna/gen3: Prefer to use the blitter for solid fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 199e357dc693cfe232464e4faa82d9223a8325d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 12:16:48 2012 +0000
sna/trapezoids: Pass the sna pointer to the callees
Avoid the repeated multiple indirect dereferences.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bd7aa1754dcf9d58d7deb92d99da9b78c91a0eb2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 12:46:40 2012 +0000
sna: Avoid unnecessary call overhead for read-only move-to-cpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 294c8791c435acf5933109fbcab85623a55b2c6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 12:09:51 2012 +0000
sna: Use a cheaper no-reduction damage check for simply discarding further damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ff42e9c83cdb17660a64901497704b38032af8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 19:15:07 2012 +0000
sna/damage: Mark the box as packed so that the embedded_box is aligned correctly
valgrind was complaining about an overlapping memcpy on a 64-bit
platform as gcc padded the sna_damage_box to 28 bytes...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4652a20de5fee0d5d1a8baadc4a93b6a93525564
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 3 21:20:09 2012 +0000
sna/gen3: Check for a non-NULL bo before incrementing its ref in reuse_source()
For gen3, we may reduce a source into a constant operator and so
dispense with keeping a bo. When duplicated into the mask channel, we
then need to be careful not to dereference the NULL pointer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 777fcc9b11e8cbfe942aa6bf898749f552acb3cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 1 16:03:42 2012 +0000
sna: Prefer not to force the creation of gpu bo for pixmap uploads
As this causes a significant regression when benchmarking firefox on SNB
with firefox-planet-gnome if we already have CPU buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a6c16a24cb74f82df9757c034c50f2cf141523f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 1 14:32:48 2012 +0000
sna: Keep a freelist of buffers
As reallocation of bo is the most frequent cause of malloc/free.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f008a2a90c632d843f07846426f6d14af728c13b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 1 10:24:49 2012 +0000
sna: Tune blt routine
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b57c7248acc2ad6a51b7eac74449d155defc998f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 1 14:10:20 2012 +0000
sna: Delete some redundant code
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83d16455b70e2f0348e51f95128d4fcae3736e7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 1 13:58:44 2012 +0000
sna: Eliminate one union pass when reducing damage-add
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f5b769e7144c7b85010429e6d8aebf9c9fc1628
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 1 10:00:37 2012 +0000
sna: Move some checks against programming errors to asserts
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 24bf59c43fbedd9d85c913ac3c7f0e752c232eb4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 18:57:57 2011 +0000
Revert "sna: Increase the minimum alignment constraint for g33"
This reverts commit 2934e778f01cdf1307732b248b11a31c0e79e866. The actual
cause of the bug I was seeing on my PNV box turned out to be
a1f585a3d0a, so time to reinvestigate the alignment issues.
commit 770a953ff03bb8328c3f29e274d225528840f30c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 17:19:08 2011 +0000
uxa/video: Clear all state structures before uploading
A regression from eb859f644633e left some of the state uninitialised
before uploading to the GPU leading to undefined behaviour.
Reported-by: Alexey Shumitsky <alexey.shumitsky@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=44338
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=44252
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f1995c684d2e074ae04c9e42727e59cc77e16104
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 15:57:32 2011 +0000
uxa: the video destination should be in the render write domain
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 511146d2e40e267f74e18c0dd06b65f5d6a69f5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 13:27:13 2011 +0000
sna: Implement inplace trapezoidal addition (for clipmasks)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1f585a3d0ae72e896684f62960a9ae96dc259f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 12:43:04 2011 +0000
sna: Update pixmap->devKind for GTT mappings
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 343de19ef98eea016601dbbe2d1f601dbff9de20
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 11:19:44 2011 +0000
sna: Implement tiled uploads for small stipples larger than patterns
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb15cf2294da20bfc375ae62443b822770850316
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 10:24:58 2011 +0000
sna: Make sure the shadow pixmap is suitable for scanout
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 281425551bdab7eb38ae167a3205b14ae3599c49
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 31 10:10:00 2011 +0000
sna: Tweak throttling to be run before going idle
The goal is to avoid introducing extra latency in the middle of a
command sequence and to delay it until we have to wait for the clients.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f5448f1329f344702e4e29b2509d7190677bbf0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 30 22:13:05 2011 +0000
sna: compare tiling against minimum width for relevancy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e82b3d8069629ae5776e039d6ea1f3c901a3a094
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 30 09:16:00 2011 +0000
sna: Defer the initial source upload if the GPU bo will be untiled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72624b0b5ba6549cb8d96f992d2656a28ec6078c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 22:43:35 2011 +0000
sna: Remove redundant use-gpu-bo clause
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6dc9bbc0161f071bbaf5c7e379974158a5ad666f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 22:43:44 2011 +0000
sna: Fix DBG for no intersection with damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0dc5c0651cb691fb8811cdf3075b3d322f9d37f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 13:49:23 2011 +0000
sna: Tune disarming of the scanout flush timer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ccd895c61d9f409a36c70eaf02d7ab43cc6c03c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 12:09:04 2011 +0000
sna: Allow uploading inplace to a freshly created GPU bo
If the operation is favoured to be performed using a WC upload, presume
that we will use the uploaded pixmap on the GPU and so prefer to create
a GPU buffer to hold the fresh data.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f85a853455249fd782e907ce1d78d11f75362def
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 11:59:57 2011 +0000
sna: Only update the damage region as necesary for contains-box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f53936407bd68f3d36ab525b4e0531fad58098e3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 11:59:37 2011 +0000
sna: Reset the source counter upon dirtying the shadow pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9f7f10bc528ac783f4e89bdb36fc56ccdcd0088
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 09:03:21 2011 +0000
sna: Be paranoid and check for errors from mmapping the bo
Now that the error propagation is actually in place, we may as well use
it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98e053503aed292beb2006043e8508d59262c7c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 29 08:50:53 2011 +0000
uxa: Depend upon DRI2 not DRI
The symbols required for building intel_dri.c are checked during
configure under the DRI2 defines.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 58cee9d0def82d19f03c840325b6e84c20e77ace
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 22:52:58 2011 +0000
sna/dri: Update set_bo() for change of bo ownership transfer during page-flip
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f9ee02be269d1658d3a8a5166e9bd2a49ab6dea0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 22:52:44 2011 +0000
sna: Fix debug message for read-boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 698bd43e0f7a59bcce6601b0c96df85935e54bb3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 21:45:12 2011 +0000
sna: Do not create glyph caches if the gpu is wedged
As these will only be created in normal memory and never used.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 78425a15597079c0549de0fa1bbbdbebcf9eaf28
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 15:26:14 2011 +0000
sna: Refactor common code for testing gpu busyness of a pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9105b7e03ab7e3602c7200ebdc44e89f873afe1f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 13:46:18 2011 +0000
sna: Perform clip mask compositing inplace
Avoid the extra composite-in pass for simple clipmask construction.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a5583165da0d2ae5eb1e5a2e11ee6e245d4b5aa4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 13:57:09 2011 +0000
uxa: Remove concept of global FB ownership made obsolete by GEM and KMS
With the introduction of GEM, we can continue to submit batch buffers
irrespective of ownership of the console, so do so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 337635ab97bbfc9b4455eadb63214783bb90bb2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 28 10:56:57 2011 +0000
sna: Add some more debugging to find the source of a read-boxes error
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3bf81241cbc97763e5f3cbc82772437ccbff5a6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 27 17:09:59 2011 +0000
sna: Skip zero-sized glyphs
Similar to the empty glyphs make sure that we just advance by the
character width without drawing anything.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8fc21328a0bdf87fde35d68d2b27834011acde7b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 27 15:26:46 2011 +0000
sna: Don't discard empty glyphs, just skip them
A space is encoded as a 1x1 blank glyph, but we still need to advance by
its character width and so we cannot simply discard the glyph.
References: https://bugs.freedesktop.org/show_bug.cgi?id=44091id=44091
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 726290ea2a54716d3d8fb998fe7d2ab252421de7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 27 13:16:34 2011 +0000
sna: Rearrange damage for tail-call optimisations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 04396b6e5039c0cd1ac655a8a9afe88bb8a1ebde
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 27 09:58:40 2011 +0000
sna: Don't force the creation of a GPU bo if it will be untiled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 655a96cd5f12ff7fe593e7da5f34c7c92ef9b87d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 26 14:37:37 2011 +0000
sna: Mark the glyph cache as being unpageable
In order to prevent it falling foul of the inactive pixmap reaper, we
need to mark the pixmap as pinned.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2934e778f01cdf1307732b248b11a31c0e79e866
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 26 11:30:39 2011 +0000
sna: Increase the minimum alignment constraint for g33
Still not getting the single-stream mode that I am aiming for!
Reported-by: Matti Hamalainen <ccr@tnsp.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=44150
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f7593a995a829978ce81397dde5c9ea6f9bb7681
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 25 09:40:46 2011 +0000
sna: Move the is-mappable check into the callers of region_inplace()
As they slightly differ in their requirements.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aff32e3e08fce3c7b8dab3a25c96d69c409471fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 25 00:36:33 2011 +0000
sna: Tweak damage not to reduce if it will not affect the outcome of reducing to all
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit be21a09fef0a3499153f2c123b65f1d5c872d437
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 25 00:28:55 2011 +0000
sna: Only call move-to-gpu on scanout flush if we have cpu damage to move
Reduce the number of redundant calls.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7b69dc88094ee2bb017364cd4356f3ae69cbc1f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 25 00:21:21 2011 +0000
sna: Inline the common portion of sna_get_pixel_from_rgba()
The function overhead completely dominates for the common case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b117f65520919f4ba36010cfe913a8c53166bf23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 21:03:01 2011 +0000
sna: Jump straight to the fallback copy routines if the dst is not attached
Marginally simplify the convoluted logic for choosing the most
appropriate path and help prevent further errors.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72217790ee2c080d618274456360b481d015e898
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 19:14:09 2011 +0000
sna: Use shadow if the GPU is busy or not immediately mappable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0be136c21f0373d1eb2259b83c598655f4eb841e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 18:44:15 2011 +0000
sna: use indirect uploads if the bo was last known to be unmappable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e764a52ee8f0c552e218b3110318be9ba06634ae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 15:17:06 2011 +0000
sna: Encourage large operations to be migrated to the GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f9f8535db6a9e3affba9ba2c2a9314dfe12ab270
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 21:01:39 2011 +0000
sna: Fix damage reduction by adding new boxes to the tail of the box list
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8c91f229a9ca18fc58b0cabbea595d26627db8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 12:17:53 2011 +0000
sna: We can always compare the box to be subtracted against the dirty extents
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cc21d3fa045209861564cf240a9a082e0bdb63f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 12:17:43 2011 +0000
sna/damage: Fix the is-contained test
It was a non-overlapping test which is almost the reverse of what was
intended.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b86e4f59299f935d5a0ea8375da97e6fc57571f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 11:45:27 2011 +0000
sna: Check that the copy dst is attached before replacing damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3bcc9f08e1309725c18dfa5ca0e905bb88ebf4ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 09:59:24 2011 +0000
sna: Create a GPU for a streaming write
If we are about to do a write-only drawing operation that will exceed
our cache, allocate a GPU bo and perform the operation inplace.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit efc8d04fc114e9966e5ca00600f9663ecf03a5ca
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 09:32:18 2011 +0000
sna: Promote an unattached pixmap to the GPU for inplace copies
If we would prefer to perform the copy on the GPU and if the pixmap is
virgin, create a GPU bo for the operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c0e7ff5ac996a5a5c0790966084d1c9e1b1f859
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 09:19:18 2011 +0000
sna: Clear the CPU damage for other overwriting rectangular blits as well
And make the accessing of the sna_pixmap safe -- it may not even exist!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f9ed3ca56466f319d9ec06aebb7055552fb1fe1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 08:57:49 2011 +0000
sna: reset the pixmap on the initial clear after being swapped out
Pixmaps are swapped out into the CPU after a period of inactivity. This
then prevents the core rendering routines from migrating the pixmap back
to the GPU until it gets used again on a Render path. However, we can
clear that CPU damage and enable migration before a number of key steps
in the expose process.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c987b6ccfa83b99a316a7da49a6d7e30fcdf295
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 09:09:58 2011 +0000
sna: Cheaply reduce damage when subtracting and removing the entire damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 098592ca5d79af2e4bdcd82ee598c4b2ba08df6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 02:49:24 2011 +0000
sna: Remove the independent tracking of elts from boxes
Following the switch to a global mode for damage, the elts array became
redundant and all that is required is the list of boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 73df0c7ab7c3a9edf0be2439c7e7ab07c0d75ecf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 02:48:18 2011 +0000
sna: Tune region upload inplace threshold
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ef66c5b5ad221211948ec795ade031591c3f0ac7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 24 00:15:33 2011 +0000
sna: Search the inactive VMA cache first for a linear mapping
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1cc07fa2d24b10ac95c7a84908290ec06539d447
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 20:31:21 2011 +0000
sna: Avoid forced creation of GPU bo for tiny operations and dirty pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e5bfea5826117bdd29664d83b3d478ff9db29ca3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 20:30:58 2011 +0000
sna: Discard any GPU damage when overwriting with trapezoids
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 819dc93e52533afc9b9005db1472672c3d42229f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 20:29:59 2011 +0000
sna/glyphs: Create GPU bo for large enough destination surfaces with glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9580ae8490a4119dac2fefe0085326db350209d7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 19:11:43 2011 +0000
sna: Pass usage-hint to move-to-gpu
When simply creating a source GPU bo it is preferrable not to mark it as
all-damaged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98f15fc61361b7f1e01969f8d4237c13e93e3fb0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 17:25:42 2011 +0000
sna: Don't align pwrite to cachelines for doing discontiguous copies
The batch compaction breaks the 1:1 mapping between the cpu buffer and
the bo, so we can no longer safely align the transfer to whole
cachelines.
References: https://bugs.freedesktop.org/show_bug.cgi?id=44091
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3850f4ad48986691e1fb98038ae921deb6c25423
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 12:42:02 2011 +0000
sna: Silence unsigned comparison against 0
The good news is if this ever failed, the kernel is far too broken...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d9ca113a83177562cde3537bf955164c6950cbd0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 10:06:58 2011 +0000
sna: Trim the unused pages from the batch between the last command and surface
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 013eda17e91ff421cd1ef70470e3575f1183fcbd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 10:40:58 2011 +0000
sna: Free the additional bindings on proxies
commit 84d97bdba02b909369b54de21425ffc9f6ad581a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 23 00:01:50 2011 +0000
sna/gen2+: Reuse source channel for mask where possible
GTK+ has a clever trick for premultiplying its images by loading the
same pixel data into both the source and mask, and then performing the
composite. This causes us to upload the same pixel data twice!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 281f620573917faef52d9226b12737ce1e2dffdc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 22:23:41 2011 +0000
sna: Age active wholly damaged GPU buffers more slowly
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8575b8bd150ae11147fbf6b59171cbbb072dfec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 22:15:42 2011 +0000
sna: Cancel the immediate batch submit once handled in the block handler
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 609e1d9da282323ab7abc1baad4d3f24ac55588f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 15:54:39 2011 +0000
sna: Bump the inactivity timeout
With the goal of removing inactive pixmap froms the GPU after 5 minutes
of idleness.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 62602209e54c3568795122ee1c902c3b81985303
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 14:20:20 2011 +0000
sna: discard damage-all even for width|height==0 operations
Even if we don't know the extents of the render operation, if the entire
pixmap is damaged we can still reduce the damage tracking.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f68a99a55e1e63d7e76a13a7b77b4bb3f7802b9e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 15:04:22 2011 +0000
sna: Mark fresh GPU only bo as being all damaged
Presume that we will not fallback and so treat a GPU only bo (one that
is initially created on the GPU) as being all-damaged. This makes future
operations cheaper as the damage tracking overhead is much reduced, and
the cost of the first readback will mainly be in the synchronisation
overhead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f2cd536bc712843233de3f5c50802c388d63c72
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 14:30:04 2011 +0000
sna: Reduce damage after complete solid fills
RenderFillRectangles is often used to initially clear a pixmap after
creation by flooding it with a solid colour, as is PolyRect. We can
reduce further damage operations by checking for this condition.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7a6a2c5d4cc98da76c73152cb7eafcbdb0c088ec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 13:24:07 2011 +0000
sna: Setup the pixmap correctly in order to attach our private
During creation of sna_pixmap we validate that we can use a GPU bo with
the target pixmap. This fails if we pass in a raw pixmap header, so
make sure the scratch pixmap is fully initialised first.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f621b3de841f6037d387ca1439a0abe12ef29811
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 11:19:45 2011 +0000
sna: flatten source alphamaps
Replace the source picture+alpha with a bo that contains the RGB
channels from source and A from the alpha map.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c08eb4d6f8789e692ef018e007d1ae97a57c25f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 22 11:42:39 2011 +0000
sna/gen2+: Prefer to use the CPU if we have a source alphamap and CPU pictures
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 354dc3c65b9cb86885b6927ee2b80cd2ee6a82ff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 21 21:35:06 2011 +0000
sna: Avoid fallbacks for convolutions by rendering the convolved texture
If we have no shader support for generic convolutions, we currently
create the convolved texture using pixman. A multipass accumulation
algorithm can be implemented on top of CompositePicture, so try it!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34cfa15e522ba486d591d37f37d494e399f70354
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 21 00:47:47 2011 +0000
sna: Drop suggested tiling parameter when creating bo
The only place where we did anything other than use the default was when
creating a new bo for CopyArea. In that case, basing the choice on the
src GPU bo was not only wrong but a potential segfault.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d348425592251f49fd31b9259651e8b05e92d1e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 21:35:58 2011 +0000
sna: Intiialise pixmap size before use
After 0c12f7cb0 we were setting the width/height of the pixmap *after*
trying to use them to determine if the pixmap could be created on the
GPU. Normally this would be corrected when we attempt to render, except
for the core drawing protocol.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e71058c9c81067cd72b1193242acbd85272ab73a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 21:20:48 2011 +0000
sna: Always readback untiled bo in place
We are going to gain no advantage from the kernel detiling the busy
buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6690ff51ec939367051985172a00bf8ed65ac4e3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 21:09:01 2011 +0000
sna: Treat all exported bo as potentially active
Don't assume that a read/write will clear the active flag if the bo has
been exported to another DRI client.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 743084bbc4c411694190f60cf5161086ada6454f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 20:42:08 2011 +0000
sna: Only upload tiny pixmaps on the second use
Most small pixmaps appear to be single shot, so amalgamate them into one
buffer and trim our memory usage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca24ffe8b9acef034a5610376c73ebbdce87d41c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 20:11:12 2011 +0000
sna: Improve a debug message
Give the units when saying the pixmap is too small to bother tiling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f837b9bcc7d384aeb37c2e9ebdac95571deaedc6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 20:06:25 2011 +0000
sna/render: If the pixmap already has a GPU bo, use it for the source
The usage hint not to create a GPU bo is obviously superceded if we
already have a GPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dfafe76a57655784c313bc2078d0b28a7ac2675b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 18:39:20 2011 +0000
sna: Do not use Y-tiling for composite back pixmaps
These are treated by the core drawing routines as replacements for the
front-buffer attached to Windows, and so expect the usual BLT
accelerations are available, for example overlapping blits to handle
scrolling. If we create these pixmaps with Y-tiling and then they are
pinned by the external compositor we are forced to perform a double copy
through the 3D pipeline as it does not handle overlapping blits and the
BLT does not handle Y-tiling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0cda7b4fa82870d57fcd0036a3b734cc73e2bf28
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 17:58:33 2011 +0000
sna: Implement extended fallback handling for src == dst copies
Only marginally better than falling all the way back to using the CPU,
is to perform a double copy to workaround the overlapping copy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d257a967396c517146cfb12bbec5cd28418752a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 12:53:42 2011 +0000
sna: Explicitly handle depth==1 scratch pixmaps
Short-cut the determination of whether it can be tiled and accelerated
-- we know it can't! This is mainly to cleanup the debug logs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c12f7cb01e75de3bf9c2af8ac6d5b4152566457
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 10:19:01 2011 +0000
sna: Tidy up some recent valgrind complaints with reuse of scratch pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3a4f5db149888239b78df1b9fcc5379b1603005
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 12:12:39 2011 +0000
sna: Fixup the refcnt to avoid an assert
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ac52a1fcd11a3ab10e1843ed2d19f9cf818de4c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 02:20:48 2011 +0000
sna: Don't immediately check for region intersection after subtract
In the READ==0 case we know that the region does not intersect damage
because we have just subtracted, and checking the intersection causes us
to immediately apply the subtraction operation defeating the
optimisation and forcing the expensive operation each time.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4071dca0ef8b2b1605f16bed5c42991885a35efd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 20 00:25:29 2011 +0000
sna: Don't mark mapping as synchronous by default
Only those that point into scratch memory need to synchronized before
control is handed back to the client.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4c2a97e9d2b1073f0e4b3f7b6670939e1b1c5121
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 23:10:45 2011 +0000
sna: Always pass the damage to sna_drawable_use_gpu_bo()
As it now assumes that the damage is always writable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06a1792f91d3ae2ebb17e4ad55caec10c5407aa6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 21:04:02 2011 +0000
sna: Avoid the GPU readback with READ==0 move_to_cpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b5fec3f80c8d2e4d3b504af5bb02fb76be6b3a6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 20:13:05 2011 +0000
sna: Drop the is-mapped flag after operating via the GPU
Mark the end of a sequence of CPU operations and force the decision to
map again to be based on the current upload operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 351c8f16336e757b8a4d218b3afda0698781d143
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 19:51:12 2011 +0000
sna: Discard all damage when replacing pixmap contents
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit addf66dda7cecaee8e58f53bb4e8d725dfdd2717
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 18:37:08 2011 +0000
sna: Tweak the rendering priorities
If the last operation was on the GPU, continue on the GPU if this
operation overlaps any GPU damage or does not overlap CPU damage.
Otherwise, if the last operation was on the CPU only switch to the GPU
if we do not overlap any CPU damage and overlap existing GPU damage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9b6ade12346efa5b9cc095ad44c7d71880a19ab0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 17:21:26 2011 +0000
sna: Create a GPU bo for accelerated core drawing
As we now can accelerate most of the common core drawing operations, we
can create GPU bo for accelerated drawing on first use without undue
fear of readbacks. This benefits Qt especially which heavily uses core
the drawing operations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eeb81dd6b4651c6b3e8676007d37480888726efa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 16:48:02 2011 +0000
sna: Remove the forced inplace upload
Make the decision per-operation, with a tendency to remain mapped.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c3a8d77a2b6806a69de87fbaadea8612ef5f91dd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 16:51:29 2011 +0000
sna: Tune the inplace cross-over point to be half-cache size
The theory being that we will also require cache space to copy from when
uploading into the shadow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d53b1b28951fd7558e9913a2973c17983e0bcecf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 15:33:39 2011 +0000
configure: Bump the required pixman version
UXA now also uses pixman_triangle_t in order for its fallback, so we
need to bump the required pixman version for UXA as well as SNA.
Reported-by: Fabio Pedretti <fabio.ped@libero.it>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43946
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1fa5721f064a8d1f34e4032b52f24597f4015313
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 00:37:03 2011 +0000
sna: Reset the GTT mapping flag when freeing the shadow pointers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7326d3098662688b8040c6e1261064caed1f5d06
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 00:35:14 2011 +0000
sna: Restore CPU shadow after a GTT memory
When mixing operations and switching between GTT and CPU mappings we
need to restore the original CPU shadow rather than accidentally
overwrite.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae32aaf4b20dafef138dc9c28dbddbfe49f24b83
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 19 00:34:12 2011 +0000
sna/gen[23]: We need to check the batch before doing an inline flush
A missing check before emitting a dword into the batch opened up the
possibility of overflowing the batch and corrupting our state.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e32ad646762ccc7f22f938454e222d43abfb38ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 23:42:07 2011 +0000
sna: Continue searching the linear lists for CPU mappings
Prefer to reuse an available CPU mapping which are considered precious
and reaped if we keep too many unused entries availabled.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15a769a66fa1afbcffc642ef980387cffefc6bef
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 22:18:02 2011 +0000
sna: Distinguish between GTT and CPU maps when searching for VMA
Similarly try to avoid borrowing any vma when all we intend to do is
pwrite.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0ee695ef091671e2cc69b773f517030ebe961b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 20:28:18 2011 +0000
sna: the active cache is not marked as purgeable, so skip checking it
Otherwise we do a lot of list walking for no-ops.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8df9653135c6390ed699ba9f8cbf374b2cc84396
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 19:53:14 2011 +0000
sna: clear the request list when reusing a flushing bo
That the rq is NULL when on the flushing list is no longer true, but
now it points to the static request instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b51e3de66292e4b29483324e1dbfeb2495817351
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 19:51:17 2011 +0000
sna: When freeing vma, first see if the kernel evicted any
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fed8d145c148bfa8a8a29f4088902377f9a10440
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 19:26:38 2011 +0000
sna: Use a safe iterator whilst searching for inactive linear bo
As we may free a purged bo whilst iterating, we need to keep the next bo
as a local member.
Include the debugging that led to this find.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2a98dabcabf25067abcda60f233656e19e83493a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 18:48:30 2011 +0000
sna: Purge all evicted bo
After we find a single bo that has been evicted from our cache, the
kernel is likely to have evicted many more so check our caches for any
more bo to reap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ae105b2c7a06fc81757f06ec1aaa2447b53498a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 18:20:11 2011 +0000
sna: Only retire for the VMA search if there are cached VMA
If there are no VMA that might become inactive, there is no point
scanning the inactive lists if we are searching for VMA.
This prevents the regression in firefox-fishbowl whilst maintaining most
of the improvement with PutComposite.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a0c0a3765ca348c74096fb157885da5b1258ee08
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 16:59:15 2011 +0000
sna: Retire if the inactive vma list is empty
Try to recycle vma by first trying to populate the inactive list before
scanning for a vma bo to harvest.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34efb7314612cedcda4f866bc33f3ad5b6929ae2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 16:58:04 2011 +0000
sna: Hint likely usage of CPU bo
If we are going to transfer GPU damage back to the CPU bo, then we can
reuse an active buffer and so improve the recycling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 301896743867de0cbd22063c4bf2e1a8cf491656
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 16:17:04 2011 +0000
sna: Only upload to the source GPU bo if we need tiling to avoid TLB misses
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7f5d75aa54db7d0542b09f4b3081f7692ede602
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 16:11:34 2011 +0000
Silence uxa-only compilation
Kill the stray warning for the undeclared extern used by the module
loader.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a73cc4bf1e554806f403c6704d1cf98491f4d444
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 14:54:12 2011 +0000
sna/gen5: Tidy checking against hardcoded maximum 3D size
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b43548af39f8773283b744e979ee575032183cdc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 12:11:01 2011 +0000
sna: Explicitly handle errors from madv
In order to avoid conflating whether a bo was marked purgeable with its
retained state, we need to carefully handle the errors from madv.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 954cf5129d462f7f4ff5d4ff44b256e0f091667c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 10:40:35 2011 +0000
sna/gen[67]: check for context switch after preparing source
If we used the BLT to prepare the source, see if we can continue the
operation on the BLT.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90a432431c8fc293db611289c3369669c2975706
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 10:23:11 2011 +0000
sna/gen[23]: Try BLT if the source/target do no fit in the 3D pipeline
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eeb9741981be528d1fba3021a30ab24084a5ce8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 10:04:08 2011 +0000
sna/gen3: Tidy checks against hardcoded maximum 3D pipeline size
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dcfcf438a511ee43e5969d01e41b3040a08cac3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 09:58:08 2011 +0000
sna/gen2+: If we use the BLT to prepare the target, try using BLT for op
If we incurred a context switch to the BLT in order to prepare the
target (uploading damage for instance), we should recheck whether we can
continue the operation on the BLT rather than force a switch back to
RENDER.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 507debe8015ee10734a0b8a6ddf4aa251b7dddc5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 01:45:47 2011 +0000
sna/gen5: If we need to flush the composite op, check to see if we can blit
If we need to halt the 3D engine in order to flush the pipeline for a
dirty source, we may as well re-evaluate whether we can use the BLT
instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit de530f89a36a80b652ed01001e6f0d4c8b1dc11a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 01:41:03 2011 +0000
sna/gen5+: First try a blt composite if the source/dest are too large
If we will need to extract either the source or the destination, we
should see if we can do the entire operation on the BLT.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7b88f87945f23b3f80ae44b2aa19f00dff1904c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 18 00:44:00 2011 +0000
sna: Upload images in place from CopyArea
As for PutImage, if the damage will be immediately flushed out to the
GPU bo, we may as well do the write directly to the GPU bo and not
staged via the shadow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1418e4f3156a17ff6c5cd0f653918160e30b7c0e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 17 23:11:03 2011 +0000
sna: Tune the default pixmap upload paths
One issue with the heuristic is that it is based on total pixmap size
whereas the goal is to pick the placement for the next series of
operations. The next step in refinement is to combine an overall
placement to avoid frequent migrations along with a per-operation
override.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 25c353503a25d20e7db5acdc63d83564804efdf4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 17 17:16:07 2011 +0000
sna: Simplify write domain tracking
Replace the growing bitfield with an enum marking where it was last
used.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d20d167a753d8e4fe581950e1bc49f29e0ec9f1f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 17 16:28:04 2011 +0000
sna: Upload to large pixmaps inplace
When the pixmap is large, larger than L2 cache size, we are unlikely to
benefit from first copying the data to a shadow buffer -- as that shadow
buffer itself will mostly reside in main memory. In such circumstances
we may as perform the write to the GTT mapping of the GPU bo. As such,
it is a fragile heuristic that may require further tuning.
Avoiding that extra copy gives a 30% boost to putimage500/shmput500 at
~10% cost to putimage10/shmput10 on Atom (945gm/PineView), without any
noticeable impact upon cairo.
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd8fd6c90612ada39eb32b98adc5acc97e7902aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 17 12:38:09 2011 +0000
sna: Search through the inactive VMA cache for potential upload bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ef5d8c1955e2e2ee19c64730f600639ac42de55
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 15 17:52:20 2011 +0000
sna: Map the upload buffer using an LLC bo
In order to avoid having to perform a copy of the cacheable buffer into
GPU space, we can map a bo as cacheable and write directly to its
contents. This is only a win on systems that can avoid the clflush, and
also we have to go to greater measures to avoid unnecessary
serialisation upon that CPU bo. Sadly, we do not yet go to enough length
to avoid negatively impacting ShmPutImage, but that does not appear to
be a artefact of stalling upon a CPU buffer.
Note, LLC is a SandyBridge feature enabled by default in kernel 3.1 and
later. In time, we should be able to expose similar support for
snoopable buffers for other generations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6e47f283711d122d96384a1a82854c11644e6d68
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 23:49:18 2011 +0000
sna/gen3: Enforce a minimum width of 2 elements for the render target
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ff0826f94ca16e95cd662385f7091be750dec30
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 23:33:25 2011 +0000
sna: Discard GPU damage first before choosing where to fill_boxes()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55520bab578865f878965aa362ec4933f4b26050
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 23:22:38 2011 +0000
sna/gen3: Initialise missing value of need ca pass for fill_boxeS()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e56d5081ea2da930bc82036ac7c4c78b433117ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 23:18:02 2011 +0000
sna: Wrap I915_GEM_GET_PARAM with valgrind markup
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e0399ec1619fe4f87f0578791e697a7e2a8c86dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 23:07:37 2011 +0000
sna: Suppress an overwritten XY_SRC_COPY
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1684ed6a5e8c26ecb48cc1a5025107466526fe94
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 19:35:35 2011 +0000
sna: Clean up compiler warnings for shadowed variables
No outright bug, just plenty of unwanted noise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 300586b229ae941ac31850af00d120d8c441c583
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 17:56:53 2011 +0000
sna/gen4+: disable the blend unit for PictOpSrc
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0de7604d8ecfc73ef9e92059340d00ce5cfcdd75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 16 17:40:01 2011 +0000
src/gen4+: Add support for depth 15 render copies/fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a8fe50ab6503d9cb63931771318dc3e84d002092
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 17 11:15:36 2011 +0000
uxa: Explicitly check for libdrm_intel in configure
And remove the excess dependencies from the common files.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3320b459d6fe90d1145e3874c840b95279fb16c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 17 12:08:24 2011 +0000
sna: Clean up caches stored upon the batch bo
Until the advent of the VMA cache, we were safe to reap the batch bo by
hand. However, as we continue to add additional data to the bo, it is
wise to use the common free function.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43899
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2c8bac972cf46982bf64bd786ecc001009081f0
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Fri Dec 16 15:11:16 2011 +0800
uxa/glamor: Fallback to new glamor pixmap if failed to create textured pixmap.
If we failed to create textured pixmap from BO's handle, we
turn to create a new glamor pixmap by call glamor_create_pixmap
rather than fallback to in-memory pixmap. Have to introduce
a new wrapper function intel_glamor_create_pixmap.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
commit 19c184b7e4f8de747ed6fb1f6f910238193cf2a1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 15 18:18:19 2011 +0000
sna/gen3: Check for upload failure of video bo
And propagate that failure back to the client.
Reported-by: Paul Neumann <paul104x@yahoo.de>
References: https://bugs.freedesktop.org/show_bug.cgi?id=43716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e68a8748f3418179eb41e8d81ba1050b883b7e47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 15 09:44:20 2011 +0000
uxa: Move the region creation beyond the call into glamor
So that we avoid leaking the region if hooking into glamor.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3153a779ed220ad71958ce56be179d458794964
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 15 09:30:28 2011 +0000
sna: cap the number of times we attempt to resubmit the batch upon EBUSY
Just in case the kernel gets stuck in a loop and we fail to make any
progress at all.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1cc43dc97bd6438d7fc808cb5ee449889a966bdf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 15 00:00:56 2011 +0000
sna: More missing move-to-cpu allocation checks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 12448b56060fb9c14da6b4ab02c95c7834fd3874
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 15 00:01:37 2011 +0000
sna: silence warning for unused 'priv'
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb8e979b4de5d854f15ae4c86d3db29371b386c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 23:02:28 2011 +0000
uxa/glamor: Allocate a fbPixmap with storage for fallbacks
When we try to create a glamor pixmap and fail we need to create a real
pixmap along with its pixel allocation, instead of detaching ourselves
and returning the fake pixmap header.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 232fa93a4bf1760e16e913e8fb4d5159c4be9295
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 20:11:39 2011 +0000
uxa/glamor: Always notify glamor that the glyph has been unrealized
The danger of the early return when UXA is not using glyphs is evident
in the eventual crash when glamor begins evicting and reusing its glyph
cache slots.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95cceb5ae5503af0ac50a923fa47e134f0da8743
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 19:27:53 2011 +0000
sna: Fix DBG crash whilst pruning inactive GPU buffers
Don't attempt to dereference the NULL gpu_bo after having just freed it.
Here in lies the folly of trying to blindly silence the compiler.
Instead we should heed the error return as it means that we didn't
decouple the pixmap from the inactive list and so we choose to place it
back on the active list to purge again in the near future.
Reported-by: Paul Neumann <paul104x@yahoo.de
References: https://bugs.freedesktop.org/show_bug.cgi?id=43716
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e7f4b7fd91a41cac77e5eb1cb4f185141b09a09e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 18:21:22 2011 +0000
sna: Add some DBG() around Y-to-X fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32bb2c89b8cab92f16af32e7a084bfefa406661d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 16:28:54 2011 +0000
sna: Check allocation of pixman_image_t
And just fail to perform the copy, clearing the dst instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 37c525a11c0fab4e279e80ad24e5cf791239e005
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 16:26:46 2011 +0000
sna: Skip glyphs if we fail to allocate pixel data for them
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a8188bb4dd0eba58e29803566023ad5c3d4d58a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 16:24:54 2011 +0000
sna: Close any handles after bo allocation failures
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 43a22743124a83310379122d509c35840b583b2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 13:26:05 2011 +0000
sna: Use the provided bo for blitting rather than assume priv->gpu_bo
Reported-by: nkalkhof@web.de
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43802
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 30f5ee11f8ec3688807bbaded92561e96f9a439b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 12:30:40 2011 +0000
sna: Use a static request and synchronous rendering in case of malloc failure
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23fb2cebbe1d4d7df7403a64635339efa08a4dfe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 12:34:03 2011 +0000
sna/blt: Add a missing allocation check upon the source CPU pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b0f3ff9a83b7cc932e96400999dc5e4a49369cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 12:23:04 2011 +0000
sna/damage: Guard against malloc failures
In the event of failure, we choose to loose track of the damage and
choose rendering corruption over crashing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8b9a2a5473efd0fefb3d2878e70c24c320245ca
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Tue Dec 13 21:46:14 2011 +0800
uxa/glamor: Enable the rest of the glamor rendering routines
This commit hooks up all the remaining rendering routines to call into
glamor; the takeover is nearly complete! When tested with the latest
glamor master branch, it passes rendercheck.
One thing need to be pointed out is the picture's handling.
Pictures support many different color formats, but glamor's
texture only support a few color formats. And the most common
scenario is that we create a pixmap with a color depth and
then attach it to a picture which has a specific color format
with the same color depth. But there is no way to change a
texture's internal format after the texture was allocated.
If you do that, the OpenGL will allocate a new texture. And
then the glamor side and UXA side will be inconsitent. So
for all the picture related operations, we can't fallback to
UXA path directly, even it is rather a straight forward
operation. So for the get_image, Addtraps.., we have to add
wrappers function for them to jump into glamor firstly.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
[ickle: prefer access; ok = glamor(); finish; if (!ok) goto fallback; return; ]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d5456e40d9bebc9d6a121abdb124a90a2a8a6958
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 14 10:41:33 2011 +0000
uxa/glamor: Silence a compiler warning for some unused code
intel_glamor.c: In function 'intel_glamor_create_screen_image':
intel_glamor.c:192:12: warning: variable 'pixmap' set but not used
[-Wunused-but-set-variable]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f1a99a70e76ea5637c5ee8226b2e52a464f5948
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 19:44:15 2011 +0000
sna: Protect against deferred malloc failures for pixel data
As we now defer the allocation of pixel data until first use, it can
fail in the middle of a rendering routine. In order to prevent chasing
us passing a NULL pointer into the fallback routines, we need to propagate
the failure from the malloc and suppress the failure, discarding the
operation, which is less than ideal.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2c6d950ed2c5882e7d501b6974e72be4d6da8a8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 15:04:10 2011 +0000
sna: Mark upload buffers as unaccessible upon submission
Use valgrind to catch use-after-finish bugs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e39ea29bcc5d1d76dd5cb3db555516ef848647a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 13:18:56 2011 +0000
sna: Allow the debugger to map bo from the batch during kgem_submit()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2fabb5068d36ce97242844066b5121fcf6d9c24e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 13:15:51 2011 +0000
sna: Debug fixup for non-LLC systems
The cpu bo is only allocated on LLC systems, so do avoid the NULL deref on
debugging for others.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e037379c8e57f8e42956863c10a4e2b18057a6d5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 13:14:15 2011 +0000
sna: Fix a debugging assert
The bo is allowed to be NULL, so defer the assert until after it is
known to be non-NULL.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5d5b2b8ee203ae2274fc7d13ed38d2945facca9e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 11:30:05 2011 +0000
uxa: Cap the maximum number of VMA cached
Since we can not keep an unlimited number of vma cached due to the hard
per-process limits on the number of mappings and recreating mappings is
slow due to excruciatingly slow GTT pagefaults, we need to compromise
and keep a small MRU cache of inactive mmaps.
This uses the new API in libdrm-2.4.29 to specify the limit upon the VMA
cache maintained by libdrm.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1128825efb3179a5a5d951fa24db6b769ee41219
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 11:20:25 2011 +0000
uxa: Wakeup 3s after the last rendering to reap the bo-cache
libdrm expires its bo 2s after entry into the cache, but we need to free
a buffer to trigger the reaper. So schedule a timer event to trigger 3s
after the last rendering is submitted to free any resident bo during
long periods of idleness.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit db7c9e8561afcc1ca7ab16b3bf2d5b49938e26d9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 10:05:25 2011 +0000
configure: Link the extra valgrind debugging to --enable-debug
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d02dc0fd84194b6acc607d17e4396dd1fdc681f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 13 01:18:59 2011 +0000
sna: Set the refcnt on the replacement bo
The paranoia wasn't in vain.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7472db8c8c9994798ea36de1ce2f51725d8b387a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 21:55:04 2011 +0000
sna: Double-check that the submitted buffers were not purged
More paranoia is good for the soul.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0bbd6a08fe485c80bd5c9a1b7027618a03a26f84
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 21:52:56 2011 +0000
sna/gen2: Tidy checking against too large pixmaps for the 3D pipeline
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b392474f3a052fefc410383725b64f0fdbe7788e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 21:28:09 2011 +0000
sna: Force a suitable minimum stride for 3D temporaries
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c22baaba97a89d24e507e3d832d53d764902040
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 21:16:56 2011 +0000
sna/gen2: Check for unhandled pitches in the render pipeline
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6a30df8dc75852d1f6daeabe4511b275594e52e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 20:40:29 2011 +0000
sna: Enable memcpy uploads to SHM pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c163d105e964a1084d665500ef917254d8f2179
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 16:26:13 2011 +0000
sna: Use the CPU bo as a render source if compatible and no GPU bo
This is principally to catch the cases of compositing after a fresh
PutImage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c481bec356b2e40e66a000dbaaf261bf7aae930d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 14:10:57 2011 +0000
sna: Experiment with creating the CPU pixmap using an LLC BO
A poor cousin to vmap is to instead allocate snooped bo and use a CPU
mapping for zero-copy uploads into GPU resident memory. For maximum
performance, we still need tiled GPU buffers so CPU bo are only useful
in situations where we are frequently migrating data.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c9aa6f9cf8e59ca6aa1866b83690a1de8cfb757
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 11:47:25 2011 +0000
sna: Defer allocation of memory for larger pixmap until first use
In the happy scenario where the pixmap only resides upon the GPU we can
forgo the CPU allocation entirely. The goal is to reduce the number of
needless mmaps performed by the system memory allocator and reduce
overall memory consumption.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b48d28f6e85f345730cb7242f2152ac115b267a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 10:52:34 2011 +0000
sna: Fix a typo, end statements with semi-colons
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d20798c7871ffe8581e2cf509b6aa2e40b3ae5f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 10:10:16 2011 +0000
sna: We need to remap the gpu_only mmap prior to every use
Since the VMA may be reaped at any time whilst the mapping is idle.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2682308c10c9622247409dee9c6bb6a862b73c3f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 09:24:11 2011 +0000
sna: Remove bo transference for whole XCopyArea
In benchmarking firefox this performs whose - it would appear the
sources are indeed used more often than not.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7703424222f8bd08450c1b109ea64c6b0ee901d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 12 00:15:10 2011 +0000
sna/gen6: Only use CPU bo for a render target if untiled
For large render targets, we prefer to use tiled bo in order to avoid
severe performance degradation. However, if we don't have a GPU bo but
do have a CPU bo and the operation would be untiled, then simply use the
CPU bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a92a41ba3291a4304948ed1961d1242ca7d3981e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 19:03:54 2011 +0000
sna/gen6: Tidy the usage of the max pipeline size
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9e6d6f7c8af300716c64b041f96c09d58b3eaa2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 17:25:46 2011 +0000
sna/gen3: Move the video dst_bo to make the conditional clearer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 118ef0781c5064aa0696af59a5dac67091b10046
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 16:56:53 2011 +0000
sna/composite: Make the check for a no-op earlier and clearer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2674ef864c93034d728ee11ee0b7ab96cd4cba57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 16:23:13 2011 +0000
sna: Enable hooking up of valgrind during debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c83fd4e24de187700bc125037cd9ae311514213e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 16:14:38 2011 +0000
sna: Add some more debug messages for VMA caching
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3ae7fb918a2ca47d3944521a1ae30143dcb14eeb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 13:52:42 2011 +0000
sna: Restrict pitch alignment on 945gm to 64 bytes
In theory we should be able to disable dual-stream mode and so be
subject to much looser restrictions (such as the pitch need only be
dword aligned). However, achieving single-stream mode seems quite
difficult!
Reported-by: Paul Neumann <paul104x@yahoo.de>
References: https://bugs.freedesktop.org/show_bug.cgi?id=43706
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f35d77cd07a4974051c922f4809ce44939b0556
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 13:37:18 2011 +0000
sna: Update computation of untiled pitch to cater for CREATE_SCANOUT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5a0139487f5a5caada56121395aa166fc9f08663
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 12:34:40 2011 +0000
sna/gen3: Ensure that depth read/writes are disabled before first use
Our goal is to achieve "single-stream" rendering where the entire
RenderCache is allocated to the colour buffer (rather than split between
colour and depth). In theory all that is required is for the pipeline
not to reference the depth buffer at all, however it is not made clear
when that evaluation is made.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a02bbd8700690c98c6cf3ae98dd7ee3da9887b0a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 10:34:37 2011 +0000
sna: Only transfer the bo if the src/dst are of matching size
If the src replaces the dst, it could just be a much larger pixmap!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 43a99648635fa76e0d6d71acaeb6ba919d24eb26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 10:30:48 2011 +0000
sna: Only transfer unpinned buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb859f644633ee716083d253a5b7ff95163380e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 11 01:34:05 2011 +0000
uxa/video: Correct the offset of the binding table in the surface buffer
The binding table is intended to be after all the surface descriptions,
so make sure we write it with the appropriate offset into the buffer.
Fixes regression from 699888a64 (uxa/video: Use the common bo
allocations and upload)
Reported-by: Cyril Brulebois <kibi@debian.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43704
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 051a18063df075536cb1ac0dc4dfc3c1306ab74e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 22:45:25 2011 +0000
sna: Implement a VMA cache
A VMA cache appears unavoidable thanks to compiz and an excrutiatingly
slow GTT pagefault, though it does look like it will be ineffectual
during everyday usage. Compiz (and presumably other compositing
managers) appears to be undoing all the pagefault minimisation as
demonstrated on gen5 with large XPutImage. It also appears the CPU to
memory bandwidth ratio plays a crucial role in determining whether
going straight to GTT or through the CPU cache is a win - so no trivial
heuristic.
x11perf -putimage10 -putimage500 on i5-2467m:
Before:
bare: 1150,000 2,410
compiz: 438,000 2,670
After:
bare: 1190,000 2,730
compiz: 437,000 2,690
UXA:
bare: 658,000 2,670
compiz: 389,000 2,520
On i3-330m
Before:
bare: 537,000 1,080
compiz: 263,000 398
After:
bare: 606,000 1,360
compiz: 203,000 985
UXA:
bare: 294,000 1,070
compiz: 197,000 821
On pnv:
Before:
bare: 179,000 213
compiz: 106,000 123
After:
bare: 181,000 246
compiz: 103,000 197
UXA:
bare: 114,000 312
compiz: 75,700 191
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 735a15208dd600eefa3090f344186df9cac0462d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 23:45:56 2011 +0000
sna/gen5: Remove a redundant format check
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5584252c34b792313578cc31d56248d8990b571
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 23:34:16 2011 +0000
sna: Remember to assign a new unique id for the replaced bo
Missed from the previous patch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c764dc13be40fc14238a4c130f7d8b44dbdf7db
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 22:38:57 2011 +0000
sna: Be more pessimistic with CPU sources
Try to avoid a few more unnecessary context switches.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 358aaef6dbff0737f026046b0c9a2e21d8cfdf2a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 22:38:33 2011 +0000
sna/dri: Prefer using the BLT for DRICopyRegion on pre-SNB
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c295ad8da91e39c8fffa540901097651df5d24b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 22:37:31 2011 +0000
sna: Transfer the whole bo for a replacement XCopyArea
If we are copying over the entire source onto the destination,just copy
across the GPU bo. This is often used for caching images as pixmaps.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ece7fc8afeb8eefcf0ad1a054f02e7fac8db6327
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 21:04:08 2011 +0000
sna: Only use the 64-byte pitch alignment for scanout
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b3816cf3a99d23d0c3ab4cd716b24ea544a07283
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 20:32:56 2011 +0000
sna: Remove assertions that external bo are not busy
We have to be careful to assume bo via exposed are under our full
control, in particular not to assert their state. :(
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b5a6bc9e33a2797c926969e1f98b4a9a796248c5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 13:14:45 2011 +0000
sna/gen[23]: Fixup render targets with pitches below hw minimum
gen2/3 have a restriction that the 3D pipeline cannot render to a pixmap
with a pitch less than 8/16 respectively. Rather than mandating all
pixmaps to be created with a stride greater than 16, fixup the bo for
the rare occasions when it is necessary.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43688
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c0dab7b1cf17fe751c86ad2b3fabce682eb50366
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 12:46:46 2011 +0000
sna/trapezoids: Try to render traps onto a8 destinations in place
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c73b14cabb059075af0f1727847074a89941c9df
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 10 11:41:18 2011 +0000
sna/trapezoids: First try the scan converter for fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22d9bc0bc1ccd869ebcc93f9a57efc8a85840cb8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 9 23:48:11 2011 +0000
sna: Use a single definition for the inactive cache timeout
And share it between the timer and the expiration function, just to
simplify the code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb3e04d960cd749adf696ba15c501a17cd1a184e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 9 23:36:56 2011 +0000
sna: Fallback to ordinary monotonic clock if coarse is not supported
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1c202cc0746541b541d0af22eab5c9798d229a69
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 9 17:25:19 2011 +0000
sna: s/MONOTONICE/MONOTONIC/
A late addition to be flexible for compiling on different systems
heralded its doom.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c51626ccb660c777da8d84bb425de0d590864448
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 9 15:45:29 2011 +0000
sna: Use the coarse monotonic clock to coalesce wakeup events
For the long interval events (such as expiring the caches), we do not
need precise timing and so can use a coarse timer to allow the system
to coalesce and reduce wakeup events.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c22197f25bc0419d9f2abfcc978df5ef439feb47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 9 15:12:03 2011 +0000
sna: Discard bo for idle private pixmaps
If a pixmap lies around for a couple of minutes not being used, it is
unlikely to be used again in the near future. Reap the GPU buffers of
any of those idle pixmaps (copying to a more compact buffer in system
memory) in order to free up resources for use elsewhere. Any object
that is exposed via DRI is obviously exempt from this reaping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 429a36f7481b9bfd5ed137642d2916d69a713557
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 9 09:54:12 2011 +0000
uxa: Fix clip processing for uxa_fill_spans()
Fixes regression from e0066e77e026b0dd0daa0c3765473c7d63aa6753
(uxa: Simplify Composite solid acceleration for spans by only clipping
once) [2.15.901]
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43649
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 699888a6410b0699c69a7f8a8d82dc4fde6fcc7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 16:55:20 2011 +0000
uxa/video: Use the common bo allocations and upload
In order to avoid inconsistent usage of coherency domains and to avoid
completely unnecessary clflushing during video playback, use the same
buffer allocation and upload functions as the rest of the driver.
Reported-by: Christophe Roland <roll68@gmail.com>
Bugzilla: http://bugs.debian.org/cgi-bin/bugreport.cgi?msg=60;bug=651316
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 706d3a97bd3049e60c08d121a3d4d81c03029a87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 18:05:14 2011 +0000
sna/trapezoids: Fix detection of rectilinearity after projection
A typo confused left and right, rejecting true vertical edges, and worse
might have incurred false positives.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc081420a5d6d28c4e6fd5527a70caaa3a8361c4
Author: Simon Que <sque@chromium.org>
Date: Wed Dec 7 16:20:41 2011 -0800
xf86-video-intel: change order of DPMS operations
The operations when setting dpms on should be in the order opposite
of what's done when setting dpms off.
This is because of potentially conflicting effects:
~ drmModeConnectoSetProperty() enables/disables the backlight driver.
Some backlight drivers such as intel_backlight set the backlight to 0
when disabled and to max when enabled.
~ intel_output_dpms_backlight() saves the backlight value when turning
DPMS off and restores it when turning DPMS on.
Here's the current order of operations:
xset dpms force off (backlight is nonzero)
drmModeConnectoSetProperty(DPMSModeOff)
kernel: disable backlight, backlight=0
intel_output_dpms_backlight(DPMSModeOff)
save backlight value (0) <-- it has been set to 0 by kernel
set backlight to 0
xset dpms force on
drmModeConnectoSetProperty(DPMSModeOn)
kernel: enable backlight, backlight=max
intel_output_dpms_backlight(DPMSModeOn)
set backlight to saved value (0)
The correct way to do this would be to reverse the operations during
xset dpms force off:
intel_output_dpms_backlight(DPMSModeOff)
save backlight value (nonzero)
set backlight to 0
drmModeConnectoSetProperty(DPMSModeOff)
kernel: enable backlight, backlight=0
This restores the saved nonzero backlight value during the force on.
Signed-off-by: Simon Que <sque@chromium.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 84aaf1537cbd29e163346d03debc39f4623c69eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:36:08 2011 +0000
sna/gen7: Reduce dst readbacks for unsupported sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 440ac68ec074e82818713773f3e2cb5d363862aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:35:54 2011 +0000
sna/gen6: Reduce dst readbacks for unsupported sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc68211d18356c4a0e011ac360665d600de9fa30
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:35:39 2011 +0000
sna/gen5: Reduce dst readbacks for unsupported sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a5df7c28e458c2f2b173fe5d745f447087eb8c6f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:35:22 2011 +0000
sna/gen4: Reduce dst readbacks for unsupported sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cc8cab649c0a4788803d2c62f186142ec7152b89
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:34:58 2011 +0000
sna/gen3: Reduce readbacks on dst for unsupported sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e5bc0c823b8fd46b3f851c5e9a4b4de39cda9a91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:34:34 2011 +0000
sna/gen2: Avoid readbacks for unsupported sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 874c722c86b06ac0aa10e6943d3faf76fcb751be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 8 12:07:28 2011 +0000
sna: Beware flushing partial buffers before they are written
A partial buffer is considered finished upon the next batch submission,
so one needs to be careful that it is completely written to before such
an event is triggered. move-to-cpu is such a trigger as demonstrated by
the picture fixup routine for handling convolution filters.
Reported-by: Victor Machado <machado.prx@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43607
Signed-off-by: Chris Wilson <ickle@crestline.(none)>
commit 6ccb114a7e685c69fb388ebd119393455b315c36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 7 21:09:31 2011 +0000
sna: Prefer to use our pixmap upload paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 101942d41df7efaa6103e31e738775fafdb63159
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 5 10:11:04 2011 +0000
uxa: Unmap the buffer after swrast
Otherwise we may exhaust the per-process vma limit and cause
applications to stop rendering and eventually crash the X server.
Will only work in conjunction with a new libdrm (2.4.28) and commit
c549a77c (intel: Unmap buffers during drm_intel_gem_bo_unmap)
in particular.
Reported-by: nobled@dreamwidth.org
References: https://bugs.freedesktop.org/show_bug.cgi?id=43075
References: https://bugs.freedesktop.org/show_bug.cgi?id=40066
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b424b10e771b1d3d041efdd2b77f576251364744
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 4 13:01:10 2011 +0000
sna: use tight pitches for a8
As we never use these with a depth nor attach them to scanout, we can
safely relax the multiple-of-64 byte pitch restriction. In the unlikely
event that we do need A8 surfaces with depthbuffers, this is broken...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46c7df803881fa0e733c0d0fdd37567ebdccd6ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 3 18:02:00 2011 +0000
sna: Remove one redundant retire
There is no need to retire immediately after a batch and no indication
that it will be useful.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b99c6b13ebba9521333b8dd5982ac37b6e244b54
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Dec 3 18:01:11 2011 +0000
sna: Pass the current value of the batch offset to the kernel relocator
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 735219cd59e6184a6622d3d429a704ca3f58b9cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 2 10:42:00 2011 +0000
uxa: Ensure that we can fallback with all of (src, mask, dst) as GTT mappings
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6c82c73b673ec3c9cce432fe38d5e0076234efd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 2 10:34:10 2011 +0000
uxa: Fix runtime linking of previous commit
So much for relying on compiler warnings.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85d3dc5910a2eea3a10b822e01443e11eaae9291
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 2 10:22:51 2011 +0000
uxa: Reset size limits based on AGP size
The basis for the constraints are what we can map into the aperture for
direct writing with the CPU, so use the size of the mappable region as
opposed to the size of the total GTT.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e55198746102afb7427f577bd5bfc76667438da9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 1 13:49:03 2011 +0000
sna: Reuse the full size of an old handle for io
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5632369cbd6473304c06e4230347abbe46513ec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 1 13:23:56 2011 +0000
sna: Move the preservation of the io handle into the common destroy path
In order to capture and reuse all io buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95f4da647a4055545b09cae0834df0fa2127a458
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 30 11:59:31 2011 +0000
sna: Align pwrite to transfer whole cachelines
Daniel claims that this is will be faster, or will be once he has
completed rewriting pwrite!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ecd6cca617ac29cf2b1b2a4d33fca19b84fea2a9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 29 19:27:46 2011 +0000
sna/gen5: Handle cpu-bo for render targets
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d8f2e87473eae81e07922271b5f608fdceb4ae5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 29 10:59:48 2011 +0000
sna/render: Fix check for "migrate whole pixmap"
The whole pixmap means the sample covers the full width and height, not
just either!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20e57914089d6959529ad222e04853f5ffcb364f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 29 10:59:20 2011 +0000
sna: Fix assertion around flushing of mmap(PROT_READ)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 56155c91afb5a0dcafe4dbc22ade3b7c0c977674
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 29 10:27:18 2011 +0000
sna/gen6: Set the batch mode prior to checking limits and flushing
If we change contexts, then we will submit the batch obsoleting the
earlier resource checks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b1e9e15738b9001346ab6e0166f861ce308008e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 28 22:01:00 2011 +0000
sna: Always reduce tiling for thin pixmaps
Benchmarking on the current code base, says this is now a win. A
reversal of older benchmarks, so expect further tuning.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dacb301c05dd1686e788d6ed8101887c27968389
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 28 18:59:10 2011 +0000
sna: Use the correct pitch when creating an untiled active buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8657128fa7e758a2dde93340d6e58928d5f11255
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 28 18:22:01 2011 +0000
sna: Pass the pixmap to sna_replace()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e38d22105da2bd97db005dc505e75dcd22291d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 28 18:21:19 2011 +0000
sna: Tidy kgem_choose_tiling()
Reduce the calls to compute the surface size down to one.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 04f47e52da06cc20c2a266da92ba3f8e961433cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 27 17:45:05 2011 +0000
sna: Don't try to guess when the kernel believes a buffer to be flushed
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d87c332653001db4413c7dd81116ee03830db491
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 27 10:18:11 2011 +0000
sna: Eliminate empty glyphs during format conversion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 413776c79ee7c55b3a48b1ed29af63f8cea39337
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 27 10:17:40 2011 +0000
sna: Use 64-bit mov (when available) for bitmap glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 507f99eba2c72bc109c9267c698f3d5f9fb6f539
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 26 17:57:57 2011 +0000
sna/gen6+: Only use BLT if the untiled bo will cause per-pixel TLB misses
i.e. only force the BLT if using the sampler is going to be incredibly
slow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f11e9f189111f53ace20381a0bd4f559ccd3605f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 26 17:12:03 2011 +0000
sna: Only check for all-damaged CPU bo if we may discard the GPU bo
The goal of the optimisation is to discard the GPU bo early, so we
can skip the extra damage reduction if there is no gpu bo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ccee730e45d8c2490e578d0b85d9e76f3a44f76f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 26 16:47:04 2011 +0000
sna: Discard the gpu-bo is the entire pixmap is written to by the CPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df68b20a17e28c0898226f970315bc8e515e9f56
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 26 16:45:22 2011 +0000
sna: Disabling tiling if the bo would be smaller than a page
Once again experiment with untiled smalled buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d88ad2e60ac3d9f5608db1653a7af789f7f1b446
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 27 09:01:09 2011 +0000
sna: Round up stride to alignment for TLB miss checking
We want to avoid the condition of reducing the tiling mode (when reusing
an active untiled buffer in preference to creating a new) for a wide buffer
when doing will force a TLB miss on each sample.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16f5e224dcfd97012b38ee1af6c72dbe3c0f3304
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 25 16:21:41 2011 +0000
sna: Avoid the double application of drawable offsets for tiled spans
As we handle tiled spans indirectly, we need to avoid applying the
drawable offsets twice (once in the mi layer generating the spans, and
then once more in the tiled rect renderer).
Reported-by: Ulrich Müller <ulm@gentoo.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43245
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e06789871b5cdf0c5535d46622b8ec3f85eb4386
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 25 15:24:29 2011 +0000
sna/gen5+: Prefer using the BLT when either src or dst is untiled
The cost of the TLB miss on every sample far outweighs the impact of the
context (and ring) switch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0cce0da71fae275a0f1be33b2bebad9d41212c9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 25 13:16:37 2011 +0000
sna/gen5: Use the same prefer_blt_fill() switch for fill-one
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ad2d3b695115439f685a12d43ab240cf5e18ef7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 25 09:44:21 2011 +0000
sna/gen2: Wire up NO_COMPOSITE for debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 394ad51c421f41e4bc6545fcee10b1757cb5f518
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 17:35:36 2011 +0000
sna/video: Check for Xv presence in the server before initialising
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a2fab9560ec5dd6efc352917fe7626e59bed69e3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 17:14:08 2011 +0000
sna: Downgrade Y-tiling if we must use the BLT
There are many operations, usually the core drawing acceleration, where
the BLT is much more preferable than using the CPU. However, the BLT is
limited to only using X-tiling, so if we encounter a Y-tiled pixmap
target we need to recreate it as X-tiling before proceeding. Hopefully,
the pixmap is then kept around and rendered multiple times to amoritize
the cost of the copy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e0a4492c8b51d6ae09cde0b895da6177284e95e0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 17:00:18 2011 +0000
sna: Use Y-tiling for source pixmaps
Y-tiling is slightly faster with RENDER operations, so attempt to
allocate source-only pixmaps using this tiling mode. Actually using
Y-tiling is a delicate balance because it then prevents the use of the
BLT. For instance, enabling Y-tiling by default gives a 30% performance
improvement on the fish-demo (compositing benchmark) at 2560x1440 on
Ironlake but regresses tiger-demo by 2x (spans benchmark).
So experiment with this compromise and allow for changing the default
tiling.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e4a1b7ed25a881113e197acde62b07f26f2d6ef
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 11:34:51 2011 +0000
src/sna/gen5: Replace the precompiled shaders
Take advantage of a couple of new instructions introduced with Cantiga
to reduce the instruction count inside the shaders and improve
performance by around 10% in the fish-demo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67ea8808d7f0ce47733a66d8708dcfa0dbec14c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 11:45:38 2011 +0000
sna/gen5: Remove the unused SIP
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 499ed74e979d99bbe1670ad54875fba6055fce5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 11:02:01 2011 +0000
sna: Tweak cancellation of deferred flush
The goal is to keep running until the tick after every stops,
irrespective of forced flushes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35239d207c38e1ae0cb843ed7a72621711cb001e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 02:51:51 2011 +0000
sna: Always call retire following a mmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 11e0b456de93dae9f7ba4298d8a32b6b60edc503
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 03:04:09 2011 +0000
sna/gen5: Use the BLT rather than flush when copying
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a44663af9335136cba59b12078c6717992283b62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 24 02:54:43 2011 +0000
sna/gen4,gen5: Fix typo and only emit a flush if the video source is dirty
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a27dd287cdb85d80ceaf6b54e7de0c17e01c00d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 21 12:56:32 2011 +0000
uxa: Make the glamor/uxa transition more verbose
And so hopefully make it clearer. In the process we restore the flushing
behaviour for UXA back to before the glamor intervention.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0d64a9567d9cb749568448e4ce090b187308028
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 21 11:49:49 2011 +0000
sna: Correct end-point adjustment for stippling PolySegment
Reported-by: Roman Jarosz <kedgedev@gmail.com>
Reported-by: da_fox@mad.scientist.com
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43134
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a5353a7c1d1f02b887f61f543c8e4bd4e8bd104f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 21 10:58:17 2011 +0000
sna/gen4: Use the special composite rect emission for fill_one()
In order to workaround a bug in the shaders on gen4, we need to flush
the pipeline after every rectangle. The recently introduced fill-one
mechanism for gen4, missed this vital step triggering a random hang with
an otherwise sane batchbuffer (the missing flush is hard to spot!).
Fixes regression from 86f99379ee5 (sna/gen4: Add fill-one).
Reported-by: Albert Damen <albrt@gmx.net>
Reported-by: Fryderyk Dziarmagowski <fdziarmagowski@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43083
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b9479dc39d32fd97f80c1e5e0fac67d36ee5e40
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 19 19:12:06 2011 +0000
sna: Micro-optimise sna_push_pixels_solid_blt()
Unroll the byte reversal as we know the row length is word aligned.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 297f7680cfd73ab6eb099adca7aefe00e61c9e85
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 19 16:11:42 2011 +0000
sna: Avoid the NULL damage deref
Fixes x11perf -wdcircle100 -time 1 -repeat 1 -rop GXxor
Reported-by: Fryderyk Dziarmagowski <fdziarmagowski@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=43084
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a86ec5ddbaf119fd9a32ecd963f7238152d7d28
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 19 00:33:28 2011 +0000
sna/gen7: Apply recent SNB tuning as applicable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fe944d61d53c275a168da2e9515d1e42be81630b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 19 00:02:17 2011 +0000
sna/gen7: Correct shifts for surface state
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 70042400fd95f613b9547d0a72d6288abcc2357d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 18 23:41:33 2011 +0000
sna/gen7: minor tidy of redundant defines
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f938cd15990d1a851b9d92414545dda37f00c5db
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 17 13:43:37 2011 +0000
glamor: Include glamor cflags and libs for atypical builds
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb6148a36a318eb0b4aad865c34b50fedf4b709e
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Wed Nov 16 15:04:37 2011 +0800
uxa/glamor: Turn on glamor for fill spans and rects
This commit only enables two glamor functions for
uxa_fill_spans and uxa_poly_fill_rects.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fbabe60f48006ee664c983082498a863e8beec71
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Wed Nov 16 15:04:36 2011 +0800
glamor: Initial commit to introduce glamor acceleration.
Added one configuration option --enable-glamor to control
whether use glamor. Added one new file intel_glamor.c to
wrap glamor egl API for intel driver's usage.
This commit doesn't really change the driver's control path.
It just adds necessary files for glamor and change some
configuration.
Reviewed-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c4c2eb1fae2518578a56a278afeaec66d544439d
Author: Zhigang Gong <zhigang.gong@linux.intel.com>
Date: Wed Nov 16 15:04:37 2011 +0800
uxa/glamor: Introduce additional access modes to wrap glamor acceleration
Integrate glamor acceleration into UXA framework. Add
necessary flushing at the following points:
1. Flush UXA batch buffer before call into glamor.
2. Flush GL operations after return from a glamor function.
3. The point we need to flush UXA batch buffer, we also
need to flush GL operations, for example, in
intel_flush_callback and couple of places in intel_display.c.
Signed-off-by: Zhigang Gong <zhigang.gong@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ac7df2919b92c9fe47c6745975e1848932f989e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 16 23:25:16 2011 +0000
Revert "Disable adding normal RTF modes for an eDP"
This reverts commit 212fa9868767637e8f430485eeb522c99e63fd16.
The underlying register programming for eDP is now believed to be fixed
as of linux-3.1.
References: https://bugs.freedesktop.org/show_bug.cgi?id=38012
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=41070
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 24ece4a87e34c27115ffb55f91294bce2bdf1502
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 16 23:14:25 2011 +0000
configure: Version bump for 2.17.0 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 14b3176962bd535933623d8ed77ba286b077d6f0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 16 23:13:44 2011 +0000
NEWS: Release notes for 2.17.0
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c259144e3fc52d078b0a78107c38f0f3d3a2bbc1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 16 10:28:23 2011 +0000
sna: The block handler is passed an indirect pointer to the timeval
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bfd2bb40274d1242001d295a4010211fd51b0fc3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 15 10:38:09 2011 +0000
sna: Correct dependencies for DRI2
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3771387ad11b5842a83e58a4b373c2acdd827bd2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 15 10:32:34 2011 +0000
Compile out UXA if so desired
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit edbeab8c4edf9e0e89d85add485fe659795b6350
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 15 10:17:06 2011 +0000
sna: Reduce and clarify dependencies
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 78d4e99fc916e6477edb01c6f24b69ad73adc552
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 15 11:06:04 2011 +0000
sna: And keep unity happy
Rewrite the DRI layer to avoid the various bugs and shortcomings of the
Xserver and interfacing with mesa.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=38732
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=39044
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aac022cbb3342e7027301a3f8c9add8929edbad6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 19:49:29 2011 +0000
sna: Optimise single pixel transfers
Surprisingly frequent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5647e2981d81fd2b5cdb22d544f83d2d0f9445c9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 14:11:56 2011 +0000
sna/damage: Always reduce damage for testing PIXMAN_REGION_OUT
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=42414
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 405b015fe255c75f91b0f3fe93f06bd14faee5a1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 14:05:10 2011 +0000
sna: Be explicit in all sna_damage_contains_box() tests
Clarify the exact in/out/maybe expected result when testing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5d23149647b1645057dbd89087691e873494f763
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 13:53:37 2011 +0000
sna: Remove redundant 'can_fill_spans()'
Spans are almost always accelerated now...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae9de984adb275e028e7fbcb8b74a3ce11920eed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 13:39:34 2011 +0000
sna: Convert non-FillSolid rectilinear lines to boxes
And render using the tiled/stippled rect routines instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e861e816f53989ce3ab3ec89dd1d9a35155f999a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 13:39:34 2011 +0000
sna: Convert non-FillSolid rectilinear segments to boxes
And render using the tiled/stippled rect routines instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fc2928f578ae1e278c968d5c778d99d56bd667a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 13:05:00 2011 +0000
sna: tidy assignment of composite damage
Make sure that the damage is always set, even if only to NULL, so that
we are safe if in future the operation state is not initially cleared.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 99338ebe61917a07611cbc81cfaf70c0ec905014
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 12:04:49 2011 +0000
sna: Check whether damage can be reduced to all-damage on moving to GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00d1c539e4b69636bfc35c0c47a6f1db3a33e731
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 11:19:42 2011 +0000
sna/damage: Add a little more verbosity to debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 60c0fc101adbc457a7c1927602175f8079175e10
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 11:12:47 2011 +0000
sna: Refactor some common code into the common destroy-gpu-bo function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 571457e9a4b0941ec956ef98391e96fe90fb4abc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 10:31:21 2011 +0000
sna: Be more thorough discarding fences for large objects
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e33dfbe3c00e634328adc7319261e5501f4c7a7a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 09:41:53 2011 +0000
sna/damage: Verify that all-damage covers the entire pixmap after reduction
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f033172d2f383c7e17362a10f56c4958fb9a3a6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 09:32:53 2011 +0000
sna: Fix debug compilation
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42887
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c405595fb8739b22569f81f400100b5dfa472cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 09:27:49 2011 +0000
sna: Downgrade tiling in order to fit within fence constraints
Fixes a later assert that the fenced size is valid for kgem_create_2d()
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42888
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1baff9f8cf79fdb4a5649eabcc66cf73487c873e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 14 08:44:35 2011 +0000
uxa/gen4+: Re-emit composite invariant after video
Reported-by: Ben Hutchings <ben@decadent.org.uk>
Bugzilla: http://bugs.debian.org/cgi-bin/bugreport.cgi?bug=635953
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ad3b377a394c9342c3ab2f003d48b7cb3c0891d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 13 17:53:11 2011 +0000
sna/video: Use the right pointer for unmapping
Don't just deference any old random pointer, use the one we actually
mapped in the first place!
Reported-by: Matti Hamalainen <ccr@tnsp.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42880
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8da8809d03734d92c3bcf478fe051077ce3caa29
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 13 17:49:23 2011 +0000
sna/video: Simplify check for 915G[M] which is simply gen==30
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cac335b979a95e31e201f9766d19d737361e09b2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 13 13:13:03 2011 +0000
sna/video: Constify a couple of attribute arrays
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e592eb93dbd7df177993986f01ba6f65c4e20d4a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 13 11:16:45 2011 +0000
configure: Version bump for 2.16.902 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 56707b97dc746f7b46dd6cf94ba6c1db85ed619c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 13 11:16:12 2011 +0000
NEWS: Details for 2.16.902
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f0acc6c0f15875fd51f6df6c8f13d589f9149771
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 13 09:39:47 2011 +0000
sna/composite: Attempt to reduce the damage is the operation is contained
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87147b63e905c3566ac1c12e0712f068e90d5e2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 12 19:35:43 2011 +0000
sna/damage: Reduce the damage for evaluating sna_damage_is_all
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8799cdea461df5102d421fda26fecceae79b929
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 12 12:19:31 2011 +0000
sna: Be stricter and disallow allocation of large fenced objects
When allocating objects, we need to check the size of the full fenced
regions against the mappable limits in order to be able to mmap the
object later.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42813
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0269ec5533ecf7bec0f01c682e085861a3d2ab00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 12 11:49:32 2011 +0000
sna: Handle incremental uploads from PutImage
PutImage rarely uploads the entire image inside a single request,
instead breaking up into scanline segments to fit within the protocol
limits. A few optimisations are based on detecting when we can discard
the GPU bo for an all-dirty CPU pixmap, which are useful in this case so
check for an entirely dirty pixmap following an incremental PutImage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ed68f1b00ae7c0fb3be1f0e758b3683f3c26675b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 12 11:13:59 2011 +0000
sna/gen7: Fix PRIMITIVE command
The topology is now an extra dword rather than an embedded field in the
command.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 991ffcb60a15f08ebb396d4d4ec86d5aff0ded31
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 11 23:20:36 2011 +0000
sna: Reset the source counter if we completely dirty the CPU pixmap
For a long lived pixmap which we are repeatedly using for upload and
copying to other pixmaps, we don't want to keep to maintain a GPU
buffer. So instead, reset the source counter if we discard the GPU bo
and treat the pixmap as purely CPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 403a4dd353eef67decfba965e40623e8137e1944
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 11 14:59:03 2011 +0000
sna: Defer source migration for a solitary upload via CopyArea
Try to avoid allocating a GPU pixmap for PutImage followed by CopyArea.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 11acfaa62362660ff303f3afe90d1afa36b9ce73
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 11 14:46:33 2011 +0000
sna/glyph: Tweak the small mask threshold
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c6e6ae1829e06ee8fe8eb063f2433cce603c9f96
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 11 14:22:38 2011 +0000
sna/glyphs: Cache the glyph pixman_image_t wrapper
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f50950f467eb2440009a807081f3ba2c9db209b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 15:58:36 2011 +0000
sna/gen7: Remove stray no-op from GEN7_3DSTATE_SBE
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a8338fc08a1b7e5e2c6722baa87cff3915b6ef9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 15:11:13 2011 +0000
sna: Begin debugging gen7
This is the stub of the decoder, sufficient to give details of the ops
within the batch and to keep the debugger happy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2309f19638f8b2c35eb60fb44fa988aa5aaab57f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 11:57:21 2011 +0000
sna/dri: Apply the damage for fullscreen async blits
Otherwise gnome-shell forgets to update. Eventually, I'll get the async
pageflipping bits merged into the Xserver and this path and its extra
bw wastage will be history! But still I'll be undermined by the
compositor, grrr.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e65c2c54f5efcec16e97085dbc41042007c39151
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 11:37:46 2011 +0000
sna: Store the sna pointer on the pixmap for cheap lookups
A large part of the function preamble overhead is the multi-indirection
lookup for retrieving the sna pointer. We can eliminate most of these by
storing a pointer on the Pixmap as well, which we often need to lookup
anyway.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bddac63de2d26c6ad4ade2f0a038d756f7a41424
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 10:55:13 2011 +0000
sna: Defer purging a target buffer
This is to keep the sanity checks upon the caches happy by keeping a
potential flush out of the inactive cache.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9083f7edcb05b1deb7a77c9c5a8b54fe73176648
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 10:51:32 2011 +0000
sna/gen3: Fixup some false asserts
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea01f7681901e3181204d3117fc0a23655de631f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 10:51:01 2011 +0000
configure: Force full-debug builds to disable compiler optimisations
commit a72563464f53f24246379afcf1365206fae9aad3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 10 00:55:55 2011 +0000
sna/gen3: Clear the video shader flag upon batch reset
Fixes regression from 3252b46e1.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3252b46e115e6cc46abbcc4f502feeb9edc31ad6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 15:16:04 2011 +0000
sna/gen3: Pack video frames
If you're going to benchmark, you may as well do so favourably.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e926759528a12076bd7565672acd82a37aa3eb1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 14:44:54 2011 +0000
sna/video: Pass texture video limits to the client
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bca58ff6f02b20ccf88937df8e2688f18cabac80
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 14:18:57 2011 +0000
sna: Clear kgem->busy when all requests have been processed
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8fdbd01c94c0f6f56247feed8f225901ba39e18e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 13:14:04 2011 +0000
sna/video: Use the normal bo cache for texture video streams
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 436a78684507129ca1245e065ff68870eb27624b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 12:48:27 2011 +0000
sna: Track purgeability separately from reusability
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2699c01a396b644a35a9acb969ab556454be3517
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 12:27:52 2011 +0000
sna: Handle non-reusable bo more correctly during retire
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fcc89d26600a57317007035fa720915e8a2ade81
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 12:25:43 2011 +0000
sna: Safety first; make all flinked bo unreusable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f62b9f94f64f402e731463205635d386386e274e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 10:15:11 2011 +0000
sna/video: Pass cropped source dimensions along with frame data
So pack all the relevant details into the same structure.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5809b1ad934d6e19dbcf00f1b59e156761ec16b6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 9 09:41:53 2011 +0000
sna/video: Tidy up copy routines
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1cd06100185a37ee33209fb18362da89f9646e6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 17:37:44 2011 +0000
sna: Protect against NULL deference of damage after reduction
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b100b099a4d5877c79989e8b3b4ffcd3aa2306f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 16:30:22 2011 +0000
sna: Convert stippled spans to rects
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7b95f87b26675af3a1923fef824c45e087098d61
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 16:18:58 2011 +0000
sna: Use the blitter for overlapping lines if the alu doesn't read dst
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9a8d3a9dfff8be65b4ab28312ec49dbca36019e0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 13:51:00 2011 +0000
sna: Avoid the penalty of only writing partial channels with glyphs
Yes, writing 3 channels is slower than writing 4. But it's okay we
simply ignore the alpha value anyway.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 576c5169efd068c364fb7d266fbb6b1dd2ad3f4d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 13:27:05 2011 +0000
sna: Tidy sna_copy_bitmap_blt
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32bbeefb8563ae2ab3a105d0b1c9b55d9587b788
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 13:17:20 2011 +0000
sna: Pack clipped stippled uploads
This are even more likely to fit inside the immediate payload.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3620cd2d157f3d81ccb76bce2ab813bd1e058878
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 11:25:14 2011 +0000
sna: Begin hooking up valgrind/memcheck
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aeaadb16093f83c9b830958c5946d4d048ffd26b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 11:03:19 2011 +0000
sna: Handle creation of large Screen pixmap when the GPU is wedged
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=42606
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7577d6ea45794b83d2f84b175d453d8a460b0e9b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 10:24:34 2011 +0000
sna: Add some error messages to explain why we failed to create the screen
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33256af40b3ce2cf8a899ced1fcbf40e316772e4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 09:55:07 2011 +0000
sna: Fixes for DBG_NO_HW (i.e. simulated GPU hanges);
A couple of the recent GPU paths were failing to check for !wedged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5f0886dae29429f498fb10a12d5dc8de6bd798fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 8 00:02:18 2011 +0000
sna/trapezoids: Use ints for the offsets to accommodate multiplication
Although the original precison need only 16-bits to store the offsets,
after projecting on to the sample grid we need a few more bits of
precision and so need a larger integer type to avoid overflow and render
glitches.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42680
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33351d5c3dd912534c54e64ccfc7adc4c6f6ecae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 22:57:44 2011 +0000
sna/glyphs: Bypass masks for single glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e4872225ace7e3b129292f5822aa75b84c52beff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 22:57:05 2011 +0000
sna/io: Minor tidy of setting command flags
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5ba8ba7421e36bcdf83e84423595326939dbe7cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 22:55:10 2011 +0000
sna: Avoid overwriting an upload buffer during readback
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Buzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42677
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f7a8a80237db77452f02273bd8ade68dfba575f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 20:08:25 2011 +0000
sna/composite: Minor fixes in operator and colour reduction
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1234f3d3a27f326b8048e3d6b476021a26e9101
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 20:07:37 2011 +0000
sna: Expand multiplies of two 16-bit values to a full 32-bit range
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit afdf931e61821985b31b339d1f346ddd7c4e9e3c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 20:06:35 2011 +0000
sna: Add some more debugging in the hunt for overflows
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f3c845782fdb2fa8bdf751bdd7dd83ca02c42ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 20:05:41 2011 +0000
sna/blt: Small cleanups
Whilst perusing for overflows, remove some redundant conditionals.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8e775cecccebe543d344721d45b2d43ee9f122b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 20:01:33 2011 +0000
sna/gen3: Fix false reduction of ComponentAlpha with white source
The principle behind the opertator reduction of WHITE * maskca is valid,
except that we failed to account for the src/mask transposition when
emitting the vertices - garbage ensued.
Given that we agressively reduce the shader required for WHITE * maskca,
it does not seem worthwhile to special case the primitive emitter as
well.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42676
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 65a440543b13e3e605a4a2d6209a460fbbe55736
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 20:00:20 2011 +0000
sna: Fix 16-bit overflow of rowlength for memcpy
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42619
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d4edbd480445bc6aadd2c9f17262bd4b3eefbca6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 11:16:06 2011 +0000
sna/glyph: Fallback if we fail to clear the scratch pixmap for the glyph mask
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42663
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 05f3e96a69af7750d2d62cf5ba991b89f39bc88a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 7 09:28:19 2011 +0000
test: Compile fix for make check
Reported-by: Jeremy Huddleston <jeremyhu@apple.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd3d86037746f3a03c4004c1e3ba6e8281344745
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 6 11:13:27 2011 +0000
sna: Beware unsigned promotion of int16_t to uint32_t
Mmakes for an unhappy mempy!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b9408d972050cb02c1024926c406cd45508a158
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 6 09:55:09 2011 +0000
sna: Self-intersection of wide PolyLine are only drawn once
We need to process the union of the PolyLine command if lineWidth!=0 so
we cannot generally feed lineWidth==1 into our special case handler.
Proving the lines do not intersect is as difficult as finding the
intersections and thereby finding the union of the path - so there is no
advantage in adding a check whether a wide line could be special cased.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c76714c29d29687f941a9112e80223c817185d53
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 6 09:43:47 2011 +0000
test: Add a basic line tester
Starting with exercising drawing of a single segment.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c1e1e20fe7875262530a4d522e970985642c3f13
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 20:59:17 2011 +0000
sna: Add the pixman version to the debug output
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2165f0e6b0620e3d788546924a2174506fbbde5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 19:46:13 2011 +0000
sna: For a 32k max window size, we need to handle up to 128k strides
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42619
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5d94b21d5c65dcae3e294412a8f20bad347a6d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 14:32:16 2011 +0000
sna: Extend the zero-line segments by one
Fixes misrendering of the wine tabs
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42606
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0cf29afda9b061455bc438a22bbbfb1d6db6528e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 12:36:53 2011 +0000
sna/glyphs: Fix clip detection for small masks
-ENOCOFFEE.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d21c30d0b8b08ec85c3b5d9a02a6969f7c8b9315
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 11:56:17 2011 +0000
sna: Constrain GPU pixmaps to always fit within the blitter
Otherwise we end up always doing expensive readbacks where we would
obviously prefer it if we simply used cached memory for the CPU
operation and then upload.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e309cea3ae5c22c58a918008a52e3d8d694c9ff2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 11:28:06 2011 +0000
sna: Do the supported PictOp check first
There is no point even attempting a BLT operation if we know that it is
an unusual render operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ab3d6d878fa27515eb760107d963d522cc87cd77
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 10:08:02 2011 +0000
sna: Render small glyph masks on the CPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c25cf434d81ac1b4da29c9c75ca1d7c28be71d04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 01:04:54 2011 +0000
sna/gen3: Initiailse the op for fill_boxes()
After removing the memset(0), a couple of fields where left
uninitialised, causing potential rendering glitches.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96e760ea7589cbe953bd0a6f2f41980a7f1c4795
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Nov 5 01:04:24 2011 +0000
sna: s/flush/vblank/ fixes for DBG()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 676cb4e38dc381b2ef4fb092b66db80687aa5013
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 23:30:09 2011 +0000
sna: Run the deferred flush at vrefresh
This helps to reduce the perceived jerkiness of the redraw.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42413
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8052c3904a1ac0308846ac13534c4c76bb96d5dd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 21:14:23 2011 +0000
sna: Drain the delayed timer after forcing a flush
The goal is to remove a spurious wakeup when we have no work outstanding
afterwards and so would end up prematurely disabling the timer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 112c61f6557c2337d5f1b25eb71d0dc9ada6ec89
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 21:13:55 2011 +0000
sna: Convert GXcopy with -1 to GXset
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 573b23c6b618af808d3236395bbf4f4993b406e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 15:57:24 2011 +0000
sna: Add some asserts to detect buffer overflow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ba55c3d110ba51400a72da7d4f4c62efcea1335
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 15:55:15 2011 +0000
sna/gen5: Prefer using the BLT for many solid fills
Even if it means incurring a context switch, the BLT unit is
significantly faster so long as we do enough fills. And there is the
catch ;-)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 703cf8abdbcda783e2bb0ceb423909ee8ca98176
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 15:24:57 2011 +0000
sna: Add earlier guards against to wedged to sna_glyph_blt
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc415ec3d3e982d89d7a25db8d5fd18e0412a99b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 13:53:17 2011 +0000
sna/gen5: Also experiment with lazy spans here
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 567cfa508f788b4dd5de9aafbe2f148bb6a8dbc6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 13:43:03 2011 +0000
sna/gen6: Enable spans interface for boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 465515a1446fd05fdc4691522803c94515187b4c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 13:40:13 2011 +0000
sna: Silly compile fix, escaped when testing uxa
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a26c5d44ccaa7e9ff931948032b073f0a550343a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 12:36:40 2011 +0000
uxa: Ensure that alphaMaps are mapped into the CPU for fallbacks
Reported-by: Hans-Peter Budek <peter.budek@gmx.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34758895cdd93bd7671a78464e79b3891bca113d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 11:57:09 2011 +0000
sna: Ensure operations on a ShmPixmap are synchronous with clients
If we are rendering to or from a ShmPixmap, we need to be sure that the
operation is complete prior to sending an XSync response to client in
order to preserve mixed rendering coherency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5525691eb024f2a04b486652c24e0e34176fdd5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 10:49:48 2011 +0000
sna/gen6: Poor man's spans layered on top of the exisiting composite
Performance of this lazy interface looks inconclusive:
Speedups
========
xlib swfdec-giant-steps 1063.56 -> 710.68: 1.50x speedup
xlib firefox-asteroids 3612.55 -> 3012.58: 1.20x speedup
xlib firefox-canvas-alpha 15837.62 -> 13442.98: 1.18x speedup
xlib ocitysmap 1106.35 -> 970.66: 1.14x speedup
xlib firefox-canvas 33140.27) -> 30616.08: 1.08x speedup
xlib poppler 629.97 -> 585.95: 1.08x speedup
xlib firefox-talos-gfx 2754.37 -> 2562.00: 1.08x speedup
Slowdowns
=========
xlib gvim 1363.16 -> 1439.64: 1.06x slowdown
xlib midori-zoomed 758.48 -> 904.37: 1.19x slowdown
xlib firefox-fishbowl 22068.29 -> 26547.84: 1.20x slowdown
xlib firefox-planet-gnome 2995.96 -> 4231.44: 1.41x slowdown
It remains off and a curiosity for the time being.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5dba7028cd5024282b601c41ddfc9081eaa1d189
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 11:24:03 2011 +0000
sna: Make sure the alpha map is accessible by the CPU on fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 70c9e70f35af21de2b5b56d72f2a9e7fe9ed49d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 4 10:19:21 2011 +0000
sna: Don't reuse partial vmapped bo
A fun use after free.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e8c9a5b8b1625fdfe885740c36da3f4c1373ee6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 14:02:56 2011 +0000
sna: Submit the batch on the next blockhander if operation overflows
If an operation overflows from one batch into another, we submit the
complete batch and begin a new. That new batch will not be submitted
unless it is filled or on the next delayed flush update. This can cause
a flicker as a large operation is broken up, such as performing a
CopyArea through a Clipmask. So if we submit a full batch during a flush
interval, immediately flush any partial batch at the next blockhandler.
This stops rude Santa flashing Rudolf in xsnow!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b21838471651a59d3e425c05a389c3f9196e21d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 22:51:24 2011 +0000
sna: Compute the correct extents for the PolyRectangle
Otherwise we may leave one behind...
A regression from the introduction of sna_poly_rectangles:
40af32a0e9ed971a1f2c2a45266f32016bda7ed3 (sna: Execute blits directly
for PolyRectangle)
Reported-by: Matti Hamalainen <ccr@tnsp.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42568
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2174f840158aa9cfa370ade38be28f8dc8e4b526
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 20:41:31 2011 +0000
uxa: Remove caching of surface binding location
If the pixmap were to be used multiple times within a batch with
mulitple formats, the cache would only return the initial location with
the incorrect format and so cause rendering glitches. For instance, GTK+
uses the same pixmap as an xrgb source and as an argb mask in order to
premultiply and composite in a single pass. Rather than introduce an
overly complication caching (handle, format) mechanism, kiss and remove
the invalid implementation.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40926
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1b40a20bbba4b70990a8983a2916d3d5850d828
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 19:27:23 2011 +0000
sna: Support binding of a bo for multiple formats
Applications may use the same pixmap with multiple formats within the
same operation. For instance, you can premultiply and composite a normal
pixmap in this manner. However, as we reused the sampler binding
locations of the source (without an alpha channel) for the mask, we
failed to read and multiply by the alpha channel causing it to remain
black instead of transparent.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40926
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 31c5eb8e906bf8e59743372edb2d703b50cd311e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 17:07:48 2011 +0000
sna: Clean up the fallback code for glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fa0fefd638d148d48760c95fe05520cddd96e5a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 15:33:25 2011 +0000
sna: Restore the lowlevel glyph routines for the sake of Damage
Damage bypasses the Text interface, preventing the backend from hooking
into the font and storing private glyph representations, and calls
directly into the Glyph routines. So to prevent a segfault we have to
restore them.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1677b273af67e2b690bd21a1b43a7d9f9d5a70c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 14:31:53 2011 +0000
sna: Skip encoding zero sized glyphs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 239cfb99f9697392d7c25328093e6662ad04bdc9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 14:25:54 2011 +0000
sna: Unroll the quadword upload of the glyph data
We know that the length is nicely aligned and so can avoid a relatively
expensive call into memcpy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2542bad88573e590ef4cbeed6b5884166b56adb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 14:17:05 2011 +0000
sna: Add the missing returns to prevent fbImageGlyphBlt fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc032c9be1bab7477fbf4b2a64fb7aca6d75ac18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 11:47:18 2011 +0000
sna: Coalesce reduction of cpu damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c92671b33ef30a8eb723eb366692ae3a5878b8f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 11:47:18 2011 +0000
sna: Coalesce reduction of gpu damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b4a508eb022e9ade5929d3ebc97e0f9216a80b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 00:32:29 2011 +0000
sna: Translate glyphs into MSBFirst upon initial load
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8a259e34d3295af3be864e4fae96e6c3a9a632c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 01:05:52 2011 +0000
sna: gc->miTranslate is always 1
So we can perform some constant folding and eliminate dead code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f68f9e5f8341e20c4e1e46044f79806a44ecd03
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 00:59:46 2011 +0000
sna: Trimming is redundant given that we always have a CompositeClip
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4bdd84b846e6e778b7c496e7ed0d51e77310f36
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Nov 3 00:48:10 2011 +0000
sna: Simplify the uncommon check for gpu-only damage by using damage-all
The use of a gpu-only scratch bo is uncommon with the core acceleration
routines, and we can eliminate the check for not incrementing the damage
by allocating a damage-all and using the common optimisation of
reduce_damage().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 353fa4218cd904857fe95ef140e7f38aefe07578
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 22:53:51 2011 +0000
sna: Don't call into retire unless there are outstanding requests
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fdd0f254d2e58d425d6d23023e9db3d2924c6be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 22:23:16 2011 +0000
sna: Use an integer value for the sentinel
clang complains otherwise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1073c78f6cebfd6380b53dd891b7a72e50f398d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 22:14:40 2011 +0000
sna: Pack small 1-bpp uploads into immediate buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 73b2ef5a7de8d733fa1821e5010480ede305e25e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 22:02:51 2011 +0000
sna: gc->pCompositeClip always exists after validate
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fd0754e9c81164ca0fdcf96ba2bfb419568187f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 18:03:07 2011 +0000
sna: defer calling fbValidateGC until we fallback
A secondary effect is that this prevents needless migration of the
tiling pixmap which we want to optimistically keep on the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f8875e216194474e818ba6e743e7c22b817f96e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 15:41:40 2011 +0000
sna: Wait an extra interval before switching off periodic updates
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit def6b5e733e623333abf596bbdbabf8dd0ac8b00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 14:35:45 2011 +0000
sna: Only execute the accel block handler if we are about to block
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 088b875affb8655010bc678ca4a3e87703c92daf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 13:11:04 2011 +0000
sna: Use the packed 8x8 stipple for non-repeating small rectangles
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c373db73d1d2b7cf844653307c60a3891a3cc10
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 12:43:55 2011 +0000
sna: Fix the 8x8 stippled pattern origin
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9cdf8be55029f30b47cfc39ddd2754d40602cf2c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 12:17:31 2011 +0000
sna: Add clipped stippled upload support
For xsnow!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6553c9e1cbfcecf781ba106de99f9e70c6d373ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 2 10:03:45 2011 +0000
sna: Quieten a fewer compiler sign compare warnings
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 42e2036cda6b76f2b64e28a81bdaa661e4cbffa5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 1 20:56:48 2011 +0000
sna: Use bo for scratch pixmaps allocated by the dix/mi routines
Now that we have the rudiments of accelerated deep-plane copies, we can
begin to benefit from using BO for the core dix/mi routines like
ShmPutImage.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 45cc952994e169590ac4300f4ccf54810377f7f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 1 20:20:35 2011 +0000
sna: Fix debugging assertions for Composite
When comparing drawable clip extents against pixmap boundaries we need
to include the pixmap screen offset on a Composited desktop.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ebc9f3966d28343aebeba6886500abf511631785
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 1 19:47:51 2011 +0000
sna: Accelerate deep-plane copy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e0fd07bc251296784bf70f02877765171a053cc6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 1 17:02:17 2011 +0000
sna: Accelerate XYPixmap upload when using GXcopy
Mostly for the lols.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22c43efe6b9b5f669593aa9f3af6ee437426c5d2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 1 13:43:23 2011 +0000
sna: Implement 8x8 stippled rect fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c58b7643e9b86599a41ede516a778bd9869adc8e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 1 10:13:20 2011 +0000
sna: Accelerate 1bpp uploads
These still get used (see Wine and Swing) by applications which like to
do "crisp" 1-bit rendering on the client side and then put onto the
scanout. So avoid the readbacks, and push them through the BLT instead. It
turns out to be faster than using fb too, bonus!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8939ddbc27efedbb3e446dd26425a6bed39577f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 17:45:02 2011 +0000
sna: Improve rendering of thin segments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98b830a975e04685455b244a8414a293857cbd00
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 17:41:27 2011 +0000
sna: Improve rendering of thin lines
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42443
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6a5834ae560ef3b05c42b58ee0654316a66eaed0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 16:28:59 2011 +0000
sna/gen3: Fix invalid assert
SHADER_CONSTANT is expected here, the other IMMEDIATES however should
have already been handled.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e12375d05bfb32933897b62829d82c6f1aa81d70
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 14:24:19 2011 +0000
sna: Fix a few minor cut'n'paste errors
Use the constant value [last_box-box] where applicable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 20a4f533958991557a3b05af00f2856657579d68
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 14:14:40 2011 +0000
sna: Apply the GPU damage for clipped PolyFillRectangles
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42425
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7172f28c2b36aaa8c3a74ae4a7f699d3d4af10eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 12:53:35 2011 +0000
sna: Fix placement of clipped wide PolyRectangle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 59535d0e1c587cfe9249ab1baf9acf8470b49b8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 12:10:52 2011 +0000
sna: Set the flush interval based on output vrefresh
Rather than a blank 25Hz, use twice the vblank interval to hopefully
avoid bad values.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9a2e59bfba6748325918f895b3e58351c7eb4baa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 11:56:53 2011 +0000
sna: Fix reversal of zero/wide for PolyRectangle
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42414
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b1287e49347e0fff67f43d157fa87758d5cbe588
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 11:27:36 2011 +0000
sna/video: Fix copy region for cropped video
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42412
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b4ab412cb3eb8d37a33f5eeae5c613090ad2df0f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 10:37:43 2011 +0000
sna/blt: Optimise fill with GXcopy and pixel==0 to a GXclear
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 088728ad26c7efc2d65b97ff22d526c65a0fa442
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 10:04:35 2011 +0000
sna/blt: Don't idiotically override alu for pixel==0 and track alu
Another classic and utterly stupid mistake. At least I was consistent in
my error.
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42414
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c399c74adc5e5bc7d425382a74d84315d2cef02
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 31 09:20:54 2011 +0000
sna: Add an option to disable the delayed flush
Section "Device"
Option "DelayedFlush" "False"
EndSection
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8860ce26eaa8f9e876af2354d61c35338076ac8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 23:25:48 2011 +0000
sna: Report whether anything was retired to the inactive list
So that we can skip a fresh search of the inactive list if nothing
changed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a7adcc8e47ba550e7c36a6543a6e0d99040c7354
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 21:19:35 2011 +0000
sna: Stash the last scratch pixmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8d4f5d32af94f712cc81ff495b19907261759ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 21:21:25 2011 +0000
sna: Correct PolyRectangle verticals to be the end-point not the length
Fixes an off-by-one in the drawing of the rectangles caused by a
too-literal translation of the rectangles into boxes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c45622b889ba66b6476241601e1458d219c45ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 17:49:19 2011 +0000
uxa/glyphs: Fallback rather than fail to render with a non-solid Source
Reported-by: Uli Schlachter <psychon@znc.in>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=31819
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e6eb803cb44b01e300fb4b08304227a430912beb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 17:44:26 2011 +0000
sna: Loop over all clip rects for glyph blt rather than fallback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1eefb75c91fb769551b485f1b2c6b59023c69906
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 17:17:36 2011 +0000
sna: Don't mess with NDEBUG
This is set in configure and redefining it later inside the C files just
leads to trouble and broken compilation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7237374a03d1e0c2e6c0b2d0eb42afc8df25df0d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 16:46:10 2011 +0000
configure: Bump version to 2.16.901
commit 0a78a75e75225d89e465804c482a667840a2c8de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 16:45:46 2011 +0000
NEWS: Add release notes for 2.16.901
commit c7552cb819ae8c90975193c159236e0070628dd9
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Sun Oct 30 16:35:14 2011 +0100
i810: kill mmio vga access helpers
Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit e8b8adeab3b2e69a8684217271604a5f658f617d
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Sun Oct 30 16:34:05 2011 +0100
i810: use vgahw functions instead of roll-your-own
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 4aeea489ed3189d7ebcae4199153c1ae736ebf68
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Sun Oct 30 16:07:45 2011 +0100
i810: rip out PIO access functions
All the io done at init time is already converted to libpciaccess
Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit e735636194671e221eca3e86b9bd06fd0d4b6c5a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Sun Oct 30 15:51:49 2011 +0100
i810: kill dead i830 defines
Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit bb840ee09fa620648065884306fbe3e0da37ad77
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 16:13:04 2011 +0000
sna: Convert PolyRectangles to use Box32
For the same overflow protection.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit af52e234a78bbde964a93ef8cce21f41a5c959f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 15:34:34 2011 +0000
sna: Fix compilation
Remember to drink coffee and compile "obvious" fixes before pushing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23b314729c43101e515e2625db2a2401c72c2596
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 15:24:21 2011 +0000
sna: Rewrite box32_add_rect() to enable int32_t promotion
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 427622aca31b7463eb2dcd52e352dc8997e84baa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 12:02:42 2011 +0000
sna: Push overflow detection to the end of extents
Removes a couple of conditionals from the middle of the hotpath and on
Intel we are not realising the benefit of only utilising 16-bit values.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d3aba8518ae790325c6123dacc3ce73b6e91cbd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 11:22:26 2011 +0000
Revert "sna: Don't flush the render caches if in the process of writing again"
This reverts commit 15266e1b9500f6b348661c60d1982bde911f2d0e.
KDE relies upon the ability to render into a sampler and then render
upon itself. Not the first sign of madness...
Will have to find another way of winning back the compwinwin
performance.
commit d4062705178856cffc83030fa40f758e9d884566
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 30 10:40:32 2011 +0000
sna/composite: Fix incorrect operator reduction for RenderFillRectangles
As exemplified by KDE (using Kate) on gen3, it would attempt to render a
large set of boxes using OVER and a transparent colour. As gen3 copied
across some of the BLT assumptions, it was incorrectly reducing that to
a CLEAR and thus rendering incorrectly.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit da3f8656744f7c801608c7c89a859c0f7dc9e6e0
Author: Jeremy Huddleston <jeremyhu@apple.com>
Date: Sat Oct 29 20:15:11 2011 -0700
Use malloc/calloc/realloc/free directly
Signed-off-by: Jeremy Huddleston <jeremyhu@apple.com>
commit 17ba07a7befc7f442ae1c917a087ac026516d886
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 29 20:03:37 2011 +0100
sna/gen3: Set the src flags for fill
A regression from c2040fb8e62076d87f7a5b407505ee3f3482945e (sna: Remove
the memset(0) of the fill op) left the flags for the source channel
uninitalised leaving the shader construction undefined and causing
visual glitches.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=42367
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4835fe5b2e19ac456773565399f334845f7442c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 29 18:56:29 2011 +0100
sna/genX: Improve reduction of Render operator to BLT alu
This appeared to introduce a visual gitch into the xfce4 selection box
on gen6 at least.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42367
Reported-by: Paul Neumann <paul104x@yahoo.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33383fde55609fb4bd372d2d41a6254799499225
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 29 12:53:15 2011 +0100
sna: Tweak PolyRectangle blitting
A box of height/width 1 and lineWidth 0 can also be drawn with a single
box as the far edge is contiguous with far side of the near edge.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 64a57c8dbec81f6420ff032985237eb16cebfb87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 29 11:01:51 2011 +0100
sna: Further clipping bugs
Make sure the line is clipped to the current clip box and discard if the
clip is reduced to nothing.
References: https://bugs.freedesktop.org/show_bug.cgi?id=42361
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 719626ef7918d5cd69d13f983b8b615aefe215d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 29 10:26:08 2011 +0100
sna: Increment clip box when short-circuiting the iteration
Reported-by: nkalkhof@web.de
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32a9e0352a1e28509580d84bfc5377d8fae913c4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 23:14:24 2011 +0100
sna: Retire and search inactive again before creating new buffer
Attempt to retire an active buffer into the inactive cache before giving
up and creating a new buffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15266e1b9500f6b348661c60d1982bde911f2d0e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 18:00:56 2011 +0100
sna: Don't flush the render caches if in the process of writing again
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d3c7ee921172d4898ebdc6e944812a02426008e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 16:44:16 2011 +0100
sna: Faster unclipped rectilinear segments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3cd909cfe9e7d7e97a1d51513a049e312fd9ddae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 15:48:49 2011 +0100
sna: Call miZeroArcLine where appropriate for GPU paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9921c98df070032e082570f0663f6d3ad0cccd56
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 14:09:11 2011 +0100
sna: Faster unclipped PolyFillRect
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c1718f96f520874c1fb2af0eb975c7f548762d34
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 14:01:24 2011 +0100
sna: Faster unclipped PolyPoint
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a4762ed891a50238abddf6c762a053db5c34b87f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 13:39:17 2011 +0100
sna: Call directly into tiled rects for tiled spans.
As we already know the extents and that this is a candidate for
GPU-acceleration, we can skip over those steps and emit the tiled rects.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a02069df2ddc259d65ad468834f7968d283b713f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 28 11:30:37 2011 +0100
sna: Faster unclipped spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 48eff1676c4066c8b8e069fd579a1b6fc2329960
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 23:30:06 2011 +0100
sna/gen2: Reset BLT registers across 2D/3D context switches
It appears the hardware trashes the BLT registers after a 3D context
switch, so we need to reload.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f006fac72a733e047b9468704e9c9206f62f96f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 21:50:25 2011 +0100
sna: Fast path typically unclipped tiled rects
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d6f543011bf3d03b9298b5ceeddfc1fc20fc534b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 20:16:35 2011 +0100
sna: Use private identifier for internal scratch pixmaps
This was meant to be a part of the previous commit.
These are the scratch pixmaps for which we truly do want to allocate
GPU-only.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 14a065a267523f9a31be07daaab19b67e9f02290
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 18:07:53 2011 +0100
sna: Create scratch pixmap on the CPU
Contrary to earlier belief, the only usage of
CREATE_PIXMAP_USAGE_SCRATCH in the dix/mi are either along paths unused
by us or more importantly for operations which are detrimental to create
GPU-only buffers. So create CPU pixmaps instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5d52d5009375618bb703909fa0fad04e6d54a2ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 17:06:51 2011 +0100
sna: Tweak zero line spans to include missing last segment
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72e00096351137bd7eb0ae91474657a597836252
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 16:36:39 2011 +0100
sna: Fix advance through clip boxes for fill->boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c7bd89fb54686c14b687c007e42c34c23423b0fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 16:23:35 2011 +0100
sna: Fix PolyPoint not to always send 512 boxes
Just emit the remaining boxes!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cfd5b7f6ce80af911bfc8b71bba776ea814e307a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 15:28:11 2011 +0100
sna: Use fill->boxes to pack PolyFillRectangle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8d304f47e35be344550f389158eac3d4c21d9440
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 14:43:46 2011 +0100
sna: Use fill->boxes for rectilinear blits
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5d51ff0cf901b808c3cd5aea761d51e6d15b73bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 13:57:59 2011 +0100
sna: Clip PolyLines to the current clip box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 990043f6b8cf8e580aad2e52f8d236a6aec838b5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 12:33:55 2011 +0100
sna: Handle singular clip regions for PolyRectangles
Otherwise X will crash!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 991582f6678581e3d92c0497e10ecee67536efc2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 09:27:41 2011 +0100
sna/io: Update batch mode after submitting partial requests
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 91745de113340c8a281e8cb724b4a7e0b7a0711a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 27 09:17:50 2011 +0100
sna: Further improve use of fill->boxes for PolyRectangle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ffe1bdea82c07a2738743855dfa83494531b41aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 18:37:29 2011 +0100
sna/blt: After submitting the batch, it will be empty
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b34e7454574f36796560955fb9d3d33ca00924d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 18:11:25 2011 +0100
sna/blt: Convert Copy with color 0 into a Clear
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 389241aa6469b2e64a58cc0527e3310fdc69ffb7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 17:50:38 2011 +0100
sna: Suppress an overwritten fill
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit baf78fcddb87eba987163485ad8fd227fb244f29
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 12:54:13 2011 +0100
sna/gen2: Cache the last solid colour for spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ff4715a36999a43cee20cf3474b4ae0af646342c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 12:40:46 2011 +0100
sna/composite: Discard opaque masks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0079579ebd548fc1b490a42928373507a93229bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 11:49:53 2011 +0100
sna: Fix debug compilation, again.
commit 5988422455ebb2a3b1cafadc1ff302c35a7a5039
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 11:47:45 2011 +0100
sna: Handle degenerate copy area whilst wedged
We want to return early to avoid handing the empty box as the lower code
makes the assumption that it has work to do.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3fc7cd2dc8e2b9c0d4143a9f6657f84050ae249a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 23 20:59:50 2011 +0100
sna/blt: Rename the composite paths
Whilst re-reading, I found the old naming scheme slightly muddled and
not nearly as descriptive as it should be. Hopefully this slight tweak
reads better in 6 months time.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 280325900bf3c17c3177f6e3f52236d6b452e0f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 23 20:58:48 2011 +0100
sna/blt: Share the common fill->boxes between blt and render paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 56f65e65204f1ecbad598419e525e69f6179f9c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 23 20:40:21 2011 +0100
sna: Inline box_intersect()
Most of this branchy function is spent in manipulating the stack for the
function call, so inline it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f65e73f8a3a013e79b753d625f79994408e717f7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 23 19:55:40 2011 +0100
sna: Use fill->boxes to unroll FillSpans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 94f9cd40dcdd444d3b5a5598deb0f3d04026df3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 23 19:11:35 2011 +0100
sna: Use fill->boxes to unroll PolyPoint
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5e08ca75a5eb852c09b9acf6004668bc63f1fe6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 23 17:53:54 2011 +0100
sna: Use the new fill->boxes for PolyRectangle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit efdc7985e2f619ca94cf6ad77ead4f6867ceedc5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 26 14:57:28 2011 +0100
self-copy-damage
commit 0ed3426a810336b666604d34c10f996f318ebf82
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 23:45:28 2011 +0100
sna: Convert diagonal zero-width lines into blits
This is slower than falling back to swrast for x11perf (up to 4x slower
on SNB), it is still faster than doing that rasterisation through a
WC-mapping and much faster in ordinary usage due to avoiding the
readback hit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c12371d9e7b3bbff7f318186a0933d6108db0bc8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 22:28:56 2011 +0100
sna: Flatten the branching for fill-spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e7f19d85fead62df21eedc87409b5abacfec4a17
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 22:15:09 2011 +0100
sna/blt: Upload the box using a single 64-bit instruction
So long as we have 64-bit instructions of course!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 40af32a0e9ed971a1f2c2a45266f32016bda7ed3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 20:10:02 2011 +0100
sna: Execute blits directly for PolyRectangle
By constructing the batch buffer directly for PolyRectangle, rather than
via miPolyRectangle->(PolyFillRectangle/PolyLine), we dramatically
reduce the CPU overhead and can saturate the GPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a18f559961135fa288dda3b94207abb0b6d4d302
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 16:37:09 2011 +0100
sna: Fix debug compilation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3a075201c8e47cfad6ec296b7baf549deb44cb3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 15:30:52 2011 +0100
sna: Treat a bo marked as being last seen on the GPU as requiring a flush
We are hitting this path upon retiring the old scanout buffer following
a page-flip. We want to treat this as being hot and available for reuse,
so mark it as such until the next retirement pass.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 999d13f32162ce11fe4042825b5b849073944ca8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 12:43:02 2011 +0100
sna: Fast path unclipped points
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb80013f4ea50ad4f54b4d1d90c5e9da27e1c34c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 11:49:55 2011 +0100
sna: Fast path for unclipped rectangles
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d6ae86a51cc49dbba579838edd24a94e8f68294c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 03:06:20 2011 +0100
sna: Optimise reduce_damage() to handle all-damaged pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b945b85ee938688412df6adfea488766f4656af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 02:45:50 2011 +0100
sna: Fast-path unclipped fill spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9a193e9803bb69fc4a7e712f33a36ba395b3c89
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 02:20:22 2011 +0100
sna: Short-circuit GetWindowPixmap() to speed-up pixmap retrieval
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 662402e41e5c7976002a71a7f961ca97c771b1f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 02:11:19 2011 +0100
sna: Micro-optimise PolyLine blt
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c2040fb8e62076d87f7a5b407505ee3f3482945e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 02:00:44 2011 +0100
sna: Remove the memset(0) of the fill op
The backends are all expected to initialise the state required.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e7759db4c1dbf8b782fab9b9ca95cfa1db6cf59
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 01:41:56 2011 +0100
sna: Pass a BoxRec to the fill op
For many of the core drawing routines, passing a BoxRec for the fill is
more convenient since they already have one generated by the clip
intersection.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98bca2dbb9c33c548b1d9789ddb633ae0389c8f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 01:07:52 2011 +0100
sna: Check whether we can blt whilst determining the PolyLine extents
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 91f49549750aac99d38ae8f3a132c955a2c8d8f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 21 00:42:43 2011 +0100
sna: Speed-up blitting of unclipped lines
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06d7574d7da047a6314be5af27f4ac47ccd5a350
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 20 21:38:30 2011 +0100
sna/damage: Stash the last freed damage for quick reallocation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1471ef82b595a207dc8873c45176ec31f277a43f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 20 21:32:14 2011 +0100
sna/damage: Only track the mode globally
As damage accumulation is handled modally, we do not need to track the
mode per elt and so attempt to simplify the code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1229bf6a690e7f315ab22957da23481f58515ff9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 20 17:37:41 2011 +0100
sna: Actually apply the composite offset for the self-copy
I translated the region to copy by the composite pixmap offset, only
failed to use the translated region for the actual copy command (using
instead the original boxes). Fix that mistake by avoiding the temporary
region entirely and applying the translation inplace.
We also have to be careful in the case of copying between two composited
windows that have different offsets into the same screen pixmap.
This fixes the regression introduced with a3466c8b69af (sna/accel:
Implement a simpler path for CopyArea between the same pixmaps).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3526d83e460ce6410f23f59d1315793ff9607253
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 20 00:29:52 2011 +0100
sna/dri: Perform a little dance to restore the gpu status on release of the bo
As the bo is outside of our control whilst it is under the influence of
an external renderer, we try to maintain it on the gpu so as to avoid
unnecessary ping-pong. But once it is wholly back under our control, we
want to stop paying the penalty for sharing it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 50b980f12e02401cdd4bc21b970d92e7bd1e6459
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 21:09:01 2011 +0100
sna: Reuse any partial write buffer for readback
Take advantage of any available temporary buffer that we reuse for
readback knowing that it is the last operation in the batch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 972989276dd3f84c1cedca0494d04f907875f8f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 20:41:14 2011 +0100
sna: Add some debug to discern the nature of the Cr fallback
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc224e2f8c0200c114f8dbddfc4f5395a3ef0fad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 20:20:55 2011 +0100
sna: Clean up some debug messages for 64bit
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4346e5d255f419ee6148f7d69f02560732dd4de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 19:26:19 2011 +0100
sna/blt: Use SCANLINE_BLT for multiple fill boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d7fb98efdcc1bcc2cca6deb54b16d425b0350196
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 17:52:56 2011 +0100
sna: The initial aperture check for a set of bo is unlikely to fail
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c8e1c5c4cbe703781f2845926f76a9537a971ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 16:35:08 2011 +0100
sna: Reset the ring flag upon idling
We track the last ring used when active so as to avoid stalling between
batches. Once the GPU has retired all the pending requests, we can use
whichever ring is preferrable for the next operation without any danger
of stalling upon submission.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 594c5f86bb2e1cd0390b360c926ead58ba49979f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 16:25:42 2011 +0100
sna: Don't rewrite the solid colour cache if it hasn't changed
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5515f75647bb148d9e720dcc4713a93b59ffbd49
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 13:49:55 2011 +0100
sna: Enlarge the minimum pixmap size to migrate for Render
This is to workaround a ping-pong issue involving small icons. The
horrible sequence of operations appears to use a tiled FillRect to copy
from the scanout onto to a temporary pixmap, which causes us to
readback from the scanout. We are destined to hit the fallback path there
anyway until we implement stippling...
References: https://bugs.freedesktop.org/show_bug.cgi?id=41718
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 87ba33bc0bcaf3c5160edfc61cff3ba0d28d3fd8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 13:09:19 2011 +0100
sna/damage: Avoid reducing the damage for simple tests
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 63aa84ef57ff1e55d2df6d680d6bbf88be0619a6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 19 13:08:50 2011 +0100
sna/gen6: Apply the unknown blitter death workaround
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 25f2d181946738d1ac2deb724eb48453c8692ed1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 23:03:10 2011 +0100
sna: Compute region extents in place to eliminate redundant stack space
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a43b2a46a67fdea215719c4446224c9d2e26a20
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 17:52:56 2011 +0100
sna: Use the unlikely wedged() throughout
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7a9c76e1812d106fedf160c959e6e502998e4ce8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 15:51:33 2011 +0100
sna: Micro-optimise fill-spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b83abfb2bc3f65447205048ae0af1a94fa9ef15
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 14:43:37 2011 +0100
sna/gen6: Don't modify composite arguments whilst checking for BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae7bd2bf70b42b8c12e5e5ae074891595827a1c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 11:54:05 2011 +0100
sna/blt: Move the conditional out of the fill-many hotpath
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86f99379ee55b157634174c4c8aad61a30b4f57f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 11:35:12 2011 +0100
sna/gen4: Add fill-one
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 26c082dbd3f89b987168d321f72e78db8c5ddc2c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 10:50:53 2011 +0100
sna/gen6: Precompute floats_per_rect
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c69a7989b3c9cedc961e29b1a569b174207964ae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 10:48:37 2011 +0100
sna/gen5: Add fill-one implementation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 26a1918290b2d23de72a67805fe5e766da0c5309
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 10:42:48 2011 +0100
sna/gen6: Try continuing with the BLT if the last batch was also BLT
In the vain hope of reducing switching between rings and introducing
stalls between batches.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b1398f26d4de44167096c6548ff7384c24d5e06
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 18 00:29:18 2011 +0100
sna/gen6: Micro-optimise gen6_rectangle_begin
We can only emit state between primitives, ergo we need only check for
state updates if we've finished the vbo or are starting a new operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b2d842df5e3198dab401fbd450d4af83d44917dd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 23:34:19 2011 +0100
sna/gen2: Precompute floats-per-rect
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 729f1ec7869167ff91fa969d06dbdfbf0e8b4126
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 23:20:20 2011 +0100
sna/gen2: Prefer to use the BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit adef3a56cde1210554dc8327baa37c36fc5f18e3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 23:08:32 2011 +0100
sna/gen3: Prefer to use the BLT where possible for composite ops
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f40e6ab50b264ef7eb7750f72ab7418c0d3dc9c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 23:06:30 2011 +0100
sna/gen3: Prefer to use the BLT to clear the scratch glyph pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 941e3504e049be8af50ca9df2d0aafe9eb477983
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 19:51:33 2011 +0100
sna: Some more debug output for request/bo retirement
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1d82fe3e528578d11d2a258b586b67c807eb7cb4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 19:47:03 2011 +0100
sna: Only retire the flush handler if nothing was submitted within the period
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7758e333409409393c4c974adb2831a7b5b18fe4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 19:32:44 2011 +0100
sna/gen3: Use immediates for black/white solid sources
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 29ca1a3922cb0e6f3d7b71857a252e5de81941b5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 17:16:16 2011 +0100
sna/gen3: More removal of memset(0)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 88bc10878830dffefda6ed905c1f598d7a7d67ef
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 20:05:49 2011 +0100
sna/gen5: Rearrange the BLT->RENDER workaround
So that we can simply use the pending DRAWRECT as the non-pipelined
flush required following use of a BLT command.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18aed47ba37ccfbcdd72ed251fc97222741c66a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 16:41:14 2011 +0100
sna: Fast path common colour conversions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a3466c8b69afeda95180fcdc97b56d31f7a1d1ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 20:52:47 2011 +0100
sna/accel: Implement a simpler path for CopyArea between the same pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8afa05191a9a337ce6e02b1064de2876f5635435
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 00:55:51 2011 +0100
sna: Improve debug output for mi/fb fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b118658d5b9cfa56132f91238f2ea61fba8b357
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 15:00:01 2011 +0100
sna/gen3: Remove memset(0) from fill_boxes
And initialise only the state used for the operation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f1bb4ebfd8991f2f9eb9c38b9259792c11e7c86a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 14:22:58 2011 +0100
sna/damage: Clear damage->all when subtracting
I missed clearing the all-damaged flag on the subtract fast paths,
causing us to disregard further GPU damage and losing track of render
coherency.
Reported-by: Roman Jarosz <kedgedev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=41769
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46f97127c22ea42bc8fdae59d2a133e4b8b6c997
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 21:40:15 2011 +0100
snb,ivb: Workaround unknown blitter death
The first workaround was a performance killing MI_FLUSH_DW after every
op. This workaround appears to be a stable compromise instead, only
requiring a redundant command after every BLT command with little
impact on throughput.
Bugzilla: https://bugzilla.kernel.org/show_bug.cgi?id=27892
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=39524
Tested-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 71bf291e563ec5224777b4907a5347a3fbfe64c5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 12:53:19 2011 +0100
sna/gen3: Micro-optimise gen3_rectangle_begin()
We only need to emit the vbo description either at the beginning of a
new op (when the state may have changed) or after finishing a full vbo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a032feb2531439b9945d7ae1e0c2e3ab95a960e1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 12:41:21 2011 +0100
sna/gen3: Store floats_per_rect alongside floats_per_vertex
Moves a multiply out of the hot path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cbe79b85b46796d561105afa980e7a52f4f1889
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 11:57:07 2011 +0100
sna/gen3: Improve reduction of render operator to blt
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 606e18bd360d904a8aed01aef43644fb4a51d929
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 10:50:33 2011 +0100
configure: Add a check for pixman version
As SNA requires a fairly recent release and calls directly into pixman.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17acaf8e232a8bad9bc2c653a9fceb06f0f65f6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 17 00:55:51 2011 +0100
sna: Defer CPU fallback if fb calls into mi
If the fb routine does not access the pixel data directly, but instead
calls into an mi routine, we can defer the readback and possibly avoid
it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c348b69f66cbe1cafc88396523da9768e1006889
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 18:23:33 2011 +0100
sna: Prefer to accelerate non-RENDER operations if already using the GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fdc9e3fd3f8defb7ad62de11f8cb069a10e5736
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 17:57:55 2011 +0100
sna: Simplify busy tracking by trusting the bo->gpu flag
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 30dff81cd62b5fc5a28d5175a08c5a3ee09667bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 17:41:34 2011 +0100
sna/accel: Upload source to GPU for !copy CopyAreas
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eefa925e3d3e009b21ecc0b428d93a6c732bfa14
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 17:39:06 2011 +0100
sna/accel: Fall-forward for handling a non-copy CopyArea to a dst gpu bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 01f41e624b31af88d433a25eaefce557e7ff3d62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 17:38:26 2011 +0100
sna/gen2: Eliminate redundant diffuse and rectlist emission
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d9e3dbffcb7e6cff35e10100d81544936813095a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 12:48:23 2011 +0100
sna/gen2: Fix fill-one-box
Lets only have one special gen2 value for the source channel pixel
colour and so remove the confusion and misrendering.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b89592b16e373da1fe259ad067f65ba95021dc49
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 16 19:39:14 2011 +0100
sna/gen7: Add missing tail to 3DSTATE_SBE
I was a few NULs short of the declared amount.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33f17b996dd0fcbb8e07875770e11571380d6509
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 14 12:01:34 2011 +0100
Remove a couple of trivial compile warnings for unused variables
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e5e27528ffeb74f404823c678e04e847cf2109aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 14 11:51:44 2011 +0100
sna/blt: Add a pair of operator reductions for opaque fills
Extend the coverage of the BLT for a couple more composite operations,
though they be relatively infrequent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f5289b29962c3e5d94deb30782a156292d20053
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 14 11:31:46 2011 +0100
sna/trapezoids: Fallback if the composite operation is not supported
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3d79264ef8a8be225d9b13efd14f37a7478e6b1b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 14 11:31:00 2011 +0100
sna/tiling: Hook up composite_box
Now used for spans and so triggering death by NULL function pointer on
older chipsets.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f5f3135e3cc1f4740508773cfefca0954aed2fd3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 14 10:40:39 2011 +0100
sna: Ensure that the scanout is flushed before we sleep
So that we do not see any delayed rendering on i965+.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 020d84d2d09c71a8209dd774a0735a3c11cb148d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 13 22:32:00 2011 +0100
sna/accel: Fix sense of nothing-to-do due to clipping
A missing not due to a hasty conversion from an assert.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7fd6906c41e328649b97e16c42848a39f6e48f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 13 17:46:48 2011 +0100
sna/accel: Actually apply the clip to the glyph extents
References: https://bugs.freedesktop.org/show_bug.cgi?id=41718
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit eb5f86b78181b174664aaa9bc689db5421b7e7bd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 13 17:32:54 2011 +0100
sna/accel: Correctly offset the damage intersection for glyph runs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a4766026ad0aa14283e35598d33f13d311cc029b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 13 17:32:30 2011 +0100
sna/accel: Check for reloc overflow when adding a new glyph run
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b10850af4125b8dbc36d13fa83f1dcce13ac6684
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 13 17:09:25 2011 +0100
sna/blt: Check for reloc overflow when initialising solid fills
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d5242565ef17cb4265177338df5b564b960e3692
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 12 21:14:43 2011 +0100
sna/gen2: Trim some surplus state commands
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7c5020532335c07d9b0f6cecb0b004de4af6d273
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 12 20:36:53 2011 +0100
Remove vestigial includes from DRI1
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b6b3bb9b5e56949cbd9189d9857ffa1ff46377fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 20 19:41:03 2011 +0100
sna: compare against the right array of cache buckets
Fortunately harmless today as there are the same number of
inactive/active buckets.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f70095837a30d6a88b9e313d3583d38ea55221d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 16:06:31 2011 +0100
sna: And free the clip after creation for PolySegments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 92f4d978c8b1f5e9a6cf3affa15d90bfb3d4e7b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 15:52:13 2011 +0100
sna: More micro-optimisation of messing around with clip regions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 57151f654752ed64716358ecb5e9217b59784da8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 15:23:17 2011 +0100
sna: Micro-optimise checking for singular clip boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 823a4272c50247482428a16cb08741bf87a302ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 13:51:41 2011 +0100
sna/gen3: Avoid RENDER/BLT context switch for fill boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 887361de173e082841453902089427447c5a158a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 13:51:25 2011 +0100
sna: Enable single fill fast path for PolySegment
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 721cf30e9eeb0102c77f337332ad8259463b7fef
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 13:28:45 2011 +0100
sna/accel: If the data is already on the GPU, use it for the source
Fixes regression from 1ec6a0e2775 (sna: Move the source to the GPU
if it is reused).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15a4410cec111c3b3bd15ec33f29bc1f4cb709c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 13:28:30 2011 +0100
sna: use correct insertion point for sorting partials
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a9b53c48774078d404149e86267c39eb82234c3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 10:37:25 2011 +0100
sna: Mark the spans render functions as fastcall
This reduces the amount of dancing required to call into the span
functions as we can pass the arguments in both the integer and floating
point registers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 208fa8e6b88daf8446239a1a001a68ceb7d02e76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 10:08:42 2011 +0100
sna/trapezoid: Perform the NULL check for damage in the caller
Save the function call overhead in the common case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5050fead0ef81785a2a9be735852921463377e04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 09:59:13 2011 +0100
sna/gen3: avoid applying zero offset to common spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0184b59095d5b8fab1a65ceba075d29189130d4
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Sun Oct 9 18:43:14 2011 +0200
snb: implement PIPE_CONTROL workaround
Sandybdrige requires an elaborate dance to flush caches without
hanging the gpu. See public docs Vol2Part1 1.7.4.1 PIPE_CONTROL
or the corrensponding code in mesa/kernel.
This (together with the corresponding patch for the kernel) seems to
fix the hangs in cairo-perf-traces I'm seeing on my snb machine.
v2: Incorporate review from Chris Wilson. For paranoia keep all three
PIPE_CONTROL cmds in the same batchbuffer to avoid upsetting the gpu.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 4a2e833ab17e4facf0f90166b82a5696a1deef91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 08:45:47 2011 +0100
sna/gen7: Add render support for fill one
To prevent the RENDER to BLT transition and potential stall.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 41f525fab5a82c24adafc7e8c8409417d16a0e9a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 11 00:22:11 2011 +0100
sna/gen6: Add render support for fill-one-box
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b6575bdded4b24ec1c9515203f44798225c10b6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 10 16:39:02 2011 +0100
sna: Support a fast composite hook for solitary boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c5414ec992d935e10156a2b513d5ec2dded2f689
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 2 12:02:41 2011 +0100
sna: Use BLT operations to avoid fallbacks in core glyph rendering
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6b62b9d7c4301457a024f840383fb4515704ebdb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 4 19:30:06 2011 +0100
sna: Increase reserved space in batch to accommodate gen5 workaround
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6351d8eb823dbfffb4792af8592d1ce565211e23
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 4 19:29:46 2011 +0100
sna/gen[23]: Fix compilation with debugging enabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ec6a0e27753027a68beeaff0276ae65c658d468
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 3 16:14:18 2011 +0100
sna: Move the source to the GPU if it is reused
We attempt to skip upload a source pixmap to the GPU in the event it is
used only once (for example during image upload by firefox). However, if
we continue to use the CPU source pixmap then it obviously was worth
uploading to the GPU. So if we use the CPU pixmap a second time, do the
upload and then blit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 413c9f7111c605a3842d4d0a85f8cf01470e5faa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 3 00:24:50 2011 +0100
sna/blt: Suppress repeated SETUP_BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1067335305a6b8123217518085f70a77b7f0334f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 3 00:11:55 2011 +0100
sna/blt: SETUP_BLT needs 9 dwords of batch space, not 3!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d8c96a6a1d50cd3dd40fd4b78958c8f78337a2fb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 2 12:57:53 2011 +0100
sna/blt: Use SETUP_MONO to reduce the number of fill relocations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d227d43f0dfca1fa1822207d68539635aac37b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 2 12:03:21 2011 +0100
sna/accel: Correct syntax for constifying BoxPtr
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3dd80524160d6b6cf0fb668afcc766f2bc6f8383
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 2 09:59:03 2011 +0100
sna/accel: Only throttle after flushing
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 04b8f0a5a16ff71c5e55e0281dbcaa32554703ec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 2 09:36:38 2011 +0100
sna/accel: Add a compile option to force flushing on every blockhandler
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32cef71efe231692f7b24f66913a8ae57bc00aa8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 2 08:55:55 2011 +0100
sna/accel: Add an compile option to disable use of spans
Using spans has a tremendous effect (~100x) on x11perf, some good but
mostly bad. However, in reality operations are mixed and so preventing
migration on alternate opertaions is a win. In the x11perf slowdowns, it
appears to be CPU bound and so it seems like there should be plenty of
scope for recovering the lost performance.
However, for the time being, just go back to the old fallbacks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dc1ec0dd1a5f66114ee4249309d3a283ad84d584
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 20:11:47 2011 +0100
sna/accel: Only disable the flush migitration if nothing changed
Previously we ignored updating the scanout in place, and so we were not
amoritizing the shadow cost of common core rendering operations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c6acf1325833b8679ef09ab74f0cb0fd82a8cd92
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 11:26:54 2011 +0100
sna/accel: Micro-optimise sna_fill_spans_blt
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8029765515399b130bee18db0a2830eb83f47a07
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 11:19:49 2011 +0100
sna/accel: Don't attempt converting to spans if we will only fallback
As the span code does not yet handle plane masks or stippling, it is
disadvantageous to convert to spans only to fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd11bd69f4c1b961593886945946c7d7c9269900
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 10:45:18 2011 +0100
sna/accel: Use miPolyArc to convert arcs into spans for gpu bo
This is actually tricker than it looks since miPolyArc() sometimes uses
an intermediate bitmap which performs worse than the fbPolyArc() fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d07256cc3360cf94d131d9a1b24d9f1c6a70ee04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 10:42:45 2011 +0100
sna/accel: Convert segments into spans similarly to PolyLine
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d09a229e32468c810f5056bfd0043f2fb68038d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 10:01:21 2011 +0100
sna/accel: Use the mi*Line routines to convert the line into spans for gpu bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e7a662b92e3012735f7a3d72d4f7860ca61a3810
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 09:26:52 2011 +0100
sna: Sort partials by remaining space
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 13b9b5d8d6b6f6db59fe2418270ac93d9b74436c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 1 09:23:41 2011 +0100
sna/io: Only mark the buffer as LAST if we know we will flush the IO
Otherwise we can continue to batch up the data upload into larger
buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ecc6993b8c8205e5896ee87c14d6a76310c9aa7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 30 16:11:05 2011 +0100
sna/gen6: Fix offset of Scan-Line-Compare register
Reported-by: Frank Mariak <fmariak@macrosystem.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d8fe941bc245e24c83c417ccff5c57e83baac3f7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 28 23:04:03 2011 +0100
sna: Check for request retires after every batch
In the beginning, I did perform a retire after ever batch. Then I
decided that it was too much CPU overhead for too little gain. On
reflection, i.e. further benchmarking, we do see a performance
improvement for recycling active buffers faster.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e74a39b45446e2c43df5419efc4a2e0e73275c45
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 28 14:47:33 2011 +0100
sna/gen7: Confusion reigns as trying to fix errors found by an outdated checker
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6395894ada6b9c14deb62814ccf55848eaa80527
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 27 23:26:33 2011 +0100
sna/gen7: Fix up a couple instances of my inability to count
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a53538659d5e18cb5a7a7a7dbd460f35985183fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 25 12:40:01 2011 +0100
sna/accel: Fix s/x/y/ typo in computing relative drawing coordinates
Reported-by:Roman Jarosz <kedgedev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=41165
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 960688d1684dd062c345aa8df1ff4f105015f467
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 25 12:23:10 2011 +0100
sna/accel: Debug option to force CPU fallbacks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4fd46b8bb7e7a104a0afa0e5dee92993e043ef57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 25 10:02:02 2011 +0100
sna/glyphs: Add glyphs directly onto a client temporary buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5154e281ed66334a8ff6342236c1203a1e4ac5a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 25 09:56:16 2011 +0100
sna/glyph: Avoid useless attempt at GPU glyph rendering to a1 destinations
The actual bug is a little involved as we don't damage the temporary
glyph mask correctly presuming that we only hit GPU paths. However,
should we fail to prepare the composite operation that paints the mask
on to the destination, things fail horribly.
One particular example is that wine like to create its own temporary a1
buffer for the glyphs (which we render to via another temporary mask...)
which triggers the delayed fallback and then sw compositing with a random
buffer.
Reported-by: Roman Jarosz <kedgedev@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=41165
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 46fedf0cf1a413381109c1de34619e84ad614b8a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 25 09:38:43 2011 +0100
sna/kgem: Check all operation bo in a single amalgamation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ccf6547a8f1b77ddf4e79bdefe2a0878c0e9b256
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 24 23:16:57 2011 +0100
sna: Paranoid debug flush after every op (as well as before)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 02337600345951c0ea629db11f0484403a260991
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 24 23:03:52 2011 +0100
sna/gen5: Debug option to disable state caching
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit af4d3853ae8f834fbf2fc55fb2b397b3f7f17656
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 24 19:26:46 2011 +0100
sna/glyphs: Convert all sub-8bpp masks to a8
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c79e90da71ae58cb3804f8abaf0541350e47eb14
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 24 19:26:31 2011 +0100
sna: Add a debug option to disable caching
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6bbb88af096e054877409a54d0e0a4ccf5ee317e
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Sat Sep 24 09:27:33 2011 +0100
Fix incorrect maximum PS thread count on IvyBridge
I mistakenly set GEN7_PS_MAX_THREAD_SHIFT to 23; it's actually 24 on
Ivybridge. Not only did this halve our thread count, it caused us to
write 1 into a bit 23, which is marked as MBZ (must be zero).
Furthermore, it made us write an even number into this field, which is
apparently not allowed. Apparently we were just lucky it worked.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f7f95abbf57e6e71f6a30d917f97c2f2bd6cea9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 23 11:38:18 2011 +0100
sna/accel: Use the PolyFillRect to handle tiled spans
Would be preferrable to duplicate the tiling logic. Leave the task of
reimplementing XAA to another day!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 964c96b181e6b55f4de6a4011a5beb6cc2cac33d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 23 11:37:48 2011 +0100
sna/accel: Always subtract the enlarged region from the outstanding GPU damage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c68856f34653ac3e7af900dfbba41a108ffe119e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 23 11:35:50 2011 +0100
sna/accel: Only skip undamaging the GPU for reads
Introduced with ac1b83240e5 (sna/accel: Simplify single pixel read-back)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5913c90967091124e7c7b262782f0e99cf400eab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 22 17:13:20 2011 +0100
sna/accel: fix assert to include the offset of copy
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 31857068026138fe5edd8656381fc1ae59d3058b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 22 17:12:53 2011 +0100
sna: move an assert
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 61764af13aa3c770d19d51c8ad198cab8a5866f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 22 12:59:32 2011 +0100
sna/dri: Bump DRI2INFOREC_VERSION
An intervening dri2 patch landed in the sever.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 12070b8eb1e98cb158802fff3e59f906b1547877
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 22 12:18:26 2011 +0100
sna/dri: Play with marking bo reusable
Since we have no recycling of wc pages in the kernel, we try hard to
recycle buffers in userspace to avoid GTT thrashing. This requires
co-operation between DRI clients and X, which is sadly lacking and so we
need to discard any buffer given out to a client after it is finished.
We cheat slightly for page-flips and access to the scanout.
A further compromise.
References: https://bugs.freedesktop.org/show_bug.cgi?id=38732
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 902a0234191d77816259affe331339caaa9131d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 19 20:34:15 2011 +0100
sna: Use pot buckets for active cache
On x11perf one of the major hotspots is the search through the active
list for an object large enough to reuse as the target surface. We can
eliminate that overhead by keeping those active objects in pre-sorted
lists by size.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7bb2c5c4d55560f7901fd8036cab164460f81edc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 19 19:12:46 2011 +0100
sna: Move an assertion to the point of import
All the guesswork is so that when we require an inactive bo, we do
actually get a buffer that is not currently on a GPU active list. For
some unresolved reason, this assertion was firing when putting the
buffer onto the inactive list - so just workaround the worrisome issue
by delaying the check until use.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 686a5ec52c9ae475fac22c36fff18814372def71
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 19 18:14:05 2011 +0100
sna/trapezoids: Fix overflow during sorting of mono edge step
We were tracking the 32bit value of the prev_x using only a 16bit
variable, and so failing to sort the edges after advancing to the next
scanline.
Fixes cairo a1-clip-fill-rule.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0390105bc239bf2ac22189f39fccc9d98bae4992
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 19 12:48:38 2011 +0100
sna: compile fixes for debugging
Update the DBG messages to reflect changes in function parameters.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f0cba3a255eb9e76d56201b26d15f2d49134b58
Author: Paulo Zanoni <paulo.r.zanoni@intel.com>
Date: Fri Sep 16 18:56:00 2011 -0300
Remove useless assertion
Removes 17 instances of:
warning: comparison of unsigned expression >= 0 is always true
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d9effca142b1d82cd1a7ad3b7d2a61c4567801b
Author: Paulo Zanoni <paulo.r.zanoni@intel.com>
Date: Fri Sep 16 18:53:01 2011 -0300
Fix "always false" conditionals
Enums are unsigned by default in gcc and we can't rely on any specific
signedess for the other compilers.
i965_render.c: In function ‘i965_prepare_composite’:
i965_render.c:2018:2: warning: comparison of unsigned expression < 0 is always false
i965_render.c:2025:2: warning: comparison of unsigned expression < 0 is always false
i965_render.c:2050:3: warning: comparison of unsigned expression < 0 is always false
i965_render.c:2057:3: warning: comparison of unsigned expression < 0 is always false
Signed-off-by: Paulo Zanoni <paulo.r.zanoni@intel.com>
[ickle: take advantage and rename the enum values]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7bcd1d2b75d280cecfc23877bb13426a28c07a1f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 17 21:38:46 2011 +0100
sna: perform a warnings reduction pass
Didn't spot anything that might have led to a genuine bug, but this
should help improve the signal-to-noise ratio of warnings in the future.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a5b5b4ebb14cab19258dd1cbc12721aaa9df226d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 17 00:28:30 2011 +0100
sna: Apply the screen offset for direct upload of a composited pixmap
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=38733
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit daeb9291e22d94cd2f81b3b56418f0f879531da5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 17 00:27:55 2011 +0100
sna/trapezoids: Ensure we do not overrun the vertical edges for mono
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 481df2618af3c10877db0610c4cadf6fc509e72f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 17 00:27:32 2011 +0100
sna: Add debug option to force allocaiton of gpu-only pixmaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 52f93c95465151d16f588d648a58b1f979e946a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 16 23:24:16 2011 +0100
sna/glyphs: Disable the glyph cache for debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8a144d6f84a00a26785fd518cb890ad77edd45f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 16 22:56:36 2011 +0100
sna/glyphs: Correct offset of fallback-via-mask glyphs
Under a compositing manager where we have fun values for both
drawable->x/y and pixmap->screen.x/y, we were not drawing either the
glyphs into the mask correctly and then failed to composite the mask in
the right position on top of the pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1eea2c4e60af535ac6500b1b62367f9f63f2a784
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 16 20:35:03 2011 +0100
sna: Can't free bo from the active list
As the active bo is still referenced in the request list, we can not
simply free it but need to wait for it to be purged on expiration.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d743c456db11bd3c0d21948dc3a2eb4b33e46342
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 16 20:34:33 2011 +0100
sna: Debug option to disable tiling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c35df4493c910ef62c66a411c14e5be3b26bcf0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 16 20:33:57 2011 +0100
sna: Remove bad assert
The caller intentionally violates this assert, so it is useless.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72ca1fdf2fea80ff4cf003bb025424d15d8bac58
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 15 17:52:45 2011 +0100
configure: Introduce --with-builderstring
Julien Cristau disliked my broadcasting of the git tree used to build
his distribution package as it bore little relevance to his users. As it
is only useful for people installing their own drivers (as a means of
sanity checking that they are running the right driver), we introduce
the --with-builderstring idiom borrowed from the xserver. This allows
the builder to override the use of `git describe` and either leave it
blank or to fill it with something useful for their own purposes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 544a4167c156eac7b630f90ddef30a6f00829835
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 14 18:39:37 2011 +0100
sna/trapezoids: Amalgamate adjacent mono spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3565c48c4bb77c836d817de75d098791dbb529d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 14 17:45:41 2011 +0100
sna: Yet another s/x/y/ typo
Every time I do a transformation into pixmap space I like to include one
of these copy'n'paste errors.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40850
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d4aca21fd32a367d78dfaf1c23b4faeabe36428
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 14 13:06:26 2011 +0100
sna: assert that the memcpy upload path points to valid regions
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83961051789e418f6022096b1ed2302cb2f05e5b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 18:37:01 2011 +0100
sna/gen3: Reset the shader after playing video
Another piece of state we zap without marking as dirty when playing
video.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40842
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34c03f22158d8fc1ec2fc56cb5e87f74e42d9a8f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 17:24:14 2011 +0100
sna: Clear the list of buffers upon server regen
Or else we may try to clear the new framebuffer with an invalid batch,
because it will reuse the same bo as last time and that bo may still
think it is part of the old batch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 831cdb837189e92aee80030dec553f28e53ba0bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 17:09:38 2011 +0100
sna/debug: Assert that BLT commands on gen2/3 are properly fenced
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a9242a77f0952d029be57d75615dd107af660de1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 16:20:40 2011 +0100
sna: Add a couple of debug statements for why we may not flush the scanout
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0056bfd11e9930c1bcad6c186cd80fbab3694a8d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 14:44:48 2011 +0100
video: Stop advertising unsupported Xv attributes
We have yet to implement a yuv-shader that applies
contrast/brightness/saturation and so should not advertise such
features, potentially allowing the client to fallback and perform the
adjustments itself.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 84a7c11a8134dfd040d2f90bb1e0670aa2c89962
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 14:42:33 2011 +0100
sna/video: Stop advertising unsupported Xv attributes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a0d533ea8d098dbbd86af166de9c07ce67050c35
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 12:23:10 2011 +0100
sna/trapezoids: Implement a mono-rasteriser to skip opacity spans
For mono-rasteriser we can simply emit the composite spans without
requiring an opacity shader.
For single trapezoids, it will be more interesting to emit triangles
directly. However, we still need to compute the union of many
trapezoids, and this builds upon existing code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 343b99d2a85c520c81d1408534b2531fcbedfaae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 11:39:39 2011 +0100
sna: Reuse the smallest bo that fits the request
When scanning the active list, pick the smallest that we can reuse.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90071454d24e7230d00c49f5a897296298fc1f22
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 11:37:17 2011 +0100
sna: Don't clear the kernel-needs-flush flag if we emit a MI_FLUSH
We need to mirror the kernel active lists in order to predict when it
will stall upon an access to a bo, and so we cannot clear the
needs_flush for our own MI_FLUSH.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2deafe2d95d07b574f5a92471f7d7f13aebc790f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 11:34:43 2011 +0100
sna/accel: Use correct enum for requesting a write-buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 544b1a678d5bf49559d8422750866685c36cb152
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 13 11:34:25 2011 +0100
sna/gen5: Fix debug compilation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6b1ed58d63e9ac80d7d028fa3036633436154816
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 12 19:07:25 2011 +0100
sna/gen5: Avoid bitfields for simple assignments
commit 03a7fc16f9ef00ca5591655337621ec67bc37cba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 12 12:20:24 2011 +0100
sna: Avoid the call overhead for the trivial clip case
Profile guided micro-optimisation. /o\
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2540c877d4811b318e1c2cd707745e5b06c9fa4b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 12 11:54:46 2011 +0100
sna/gen6: Prefer RENDER for copies as it compacts better
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f2a617dcc5fbeaf503db4777f0ec7b3d862085b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 12 11:54:02 2011 +0100
sna: Use single precision for computing the texcoord scale factor
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c2e19987c333de31b258a3af37a2ed1f63ef949a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 12 10:37:24 2011 +0100
sna: Provide a direct lookup cache of alpha values
To reflect recent changes in cairo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 04c5a3df02f6f40a904ff4edb927ae6ff0ce6408
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 12 09:20:58 2011 +0100
sna: Fix compilation without timerfd()
Based on the patch by Konstantin Belousov.
Reported-by: Konstantin Belousov <konstantin.belousov@zoral.com.ua>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae887c9d1cb2a06c515e054b36464bcf65440f9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 11 13:59:08 2011 +0100
sna/trapezoids: Prevent a memleak if feed lots of degenerate boxes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72fafdfd374eb165e703b791c70592c47e5772fc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 23:15:58 2011 +0100
gitignore: add git_version.h
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ac4d4cdbc1336c86a16a2ec3da2ef6e9842c1079
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 23:12:59 2011 +0100
sna: Mark the bo as reusable after extracting the handle from the buffer
The whole purpose for that little dance was so that we could reuse the
bo. However, we left it marked as non-reusable in order for us not to
tie up memory with too many buffers and so defeated the purpose of
trying to place it into the inactive cache.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b3429cf12d6e3e8dd89372f8f70c64205d835b0c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 18:09:55 2011 +0100
sna/gen3: Use a clear pattern for ill-defined radial gradients
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b6837c21b459a99cb51b0d41906d82604e515dc0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 14:57:09 2011 +0100
sna/gen5: Prefer BLT for solids
And Ironlake also fails to live up to the promise that its GPU is fast
enough to run simple programs at memory rates.
x11perf -trap300 5x fold improvement. No obvious improvement elsewhere
yet.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 27e42b4e1216099f4a6aa7fddeb1e83b87124b6e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 14:06:53 2011 +0100
sna: Prefer memcpy_blt over fbBlt
We know we have compatible formats since we have a gpu_bo attached to
the pixmap, so we can use the simpler direct memcpy rather than calling
fbPutZImage/fbBlt.
On my i3-330m, this improves putimage500 from 730 to 1100 ops/s.
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2e1bf7e1b44db16d0c322f17535fc6a6fa07353b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 12:36:32 2011 +0100
sna: Record git-tree used for compilation
Hopefully, I have all the dependencies correct for auto-updating and
should continue to work with tarballs...
The next step is to perhaps include it in the usual version number,
perhaps as patch level?
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f73cd955e760064f57f414dce5f39e43022e4ea6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 9 11:37:32 2011 +0100
sna/trapezoids: Hook up Imprecise AddTraps in lieu of spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit adde6eab5d0e532633c864830f8edfa63b36ef4e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 8 23:35:33 2011 +0100
sna/trapezoids: Fast upload path for gpu busy bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9ca05331db9849fba39fbd0583db7052fc80a31
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 8 22:54:22 2011 +0100
sna/traps: Use the trapezoid path for AddTraps
Usually this will be to CPU-only pixmap, but just on the off-chance that
we are stalling for a GPU pixmap just the faster path developed for
Trapezoids.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit afdb8aa89a88c62ccd5e26a3ed9adb70fec310a8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 7 20:10:02 2011 +0100
sna/gen3: Do not assume video updates are always vsync'ed
In case the video is running async, then there may be subsequent
instructions within the batch and so we do need to mark the clobbered
state as dirty when setting up the video frame.
Reported-by: Paul Neumann <paul104x@yahoo.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40693
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6aee152cb8444bf63c0009a75c6537e9886b6070
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 4 12:57:17 2011 +0100
sna/gen2: Flush the batch when we run out of vertex space
Unlike the later gen, we do not yet use a separate vertex buffer and so
when can no longer fit a rectangle (and its CA ghost) we must flush the
batch. Due to the duplication required for the CA pass, the normal
checks to see whether we had sufficient space to add the new command
were passing as they failed to take into account the need to submit the
whole primitive again.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 48bfe4e6ded746f32080b83079235a7576f50d7a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 4 12:46:32 2011 +0100
sna/gen2: Improve batch decoder.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cda0aaf397de1a0ca049508c6fa76f2dd4e61e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 3 14:46:57 2011 +0100
sna/trapezoids: Check for alignment after projection
If after projection onto the Imprecise fast sample grid, the trapezoid
becomes a pixel-aligned box, treat it as such and send it down the fast
paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit db0fb368c135d4fef4ae993df67ed4610a80fd52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 2 13:13:38 2011 +0100
sna: Add missing implementation for Triangles
Feed both into spans and as a mask fallback.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 695e7115efab96c4467dc926be07dc2609011720
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 1 15:50:29 2011 +0100
sna/trapezoids: Edges may lie out of bounds
We cannot assume that the edge lies completely within the target, so we
must make sure that the initial prev_x is truly less than any possible
value whilst sorting intersections.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9a563ea03b6ad87d41bc091c5819e6c462100450
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 31 23:29:00 2011 +0100
sna: Use the shadow buffer for PutImage
This is optimising for the x11perf putimage benchmark, but nevertheless,
uploading the PutImage directly into the uncached scanout is between
2-20x slower than making a temporary copy in the shaodw buffer and
doing a deferred update. Most of the overhead is in the kernel, and
should be addressed there (rather than worked around) and a portion is
due to the overdraw in the benchmark (which is not likely to be
realistic, but then again neither should PutImage be!).
The argument for uploading inplace when possible is that given that the
buffer already exists on the GPU implies that is likely to be used again
in future by the GPU and so we will be uploading it at some point.
Deferring that upload incurs an extra copy. The putimage benchmark does
not actually use the pixel data and so that extra cost is not being
measured.
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32fc0c896e0dfd06617c12beda1ccacedf69fb4a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 31 23:21:54 2011 +0100
sna/gen6: Prefer the BLT ring, except for copies on behalf of DRI
As demonstrated by the all-important trap300, using the BLT is 2x faster
than the RENDER ring for the simple case of solid fills. (Though note
that performing the relocations costs 3x as much CPU for 2x GPU
performance.) One case that may regress from this change is copywinpix
which should benefit from the batching in the RENDER commands, and might
warrant revisiting in the future (with realistic and synthetic
benchmarks in hand!)
However, due to the forced stall when switching rings, we still want to
perform RENDER copies on behalf of DRI clients and before page-flips.
Checking against cairo-perf-trace indicated no major impact -- I had
worried that setting the BLT flag for some clears might have had a
knock-on effect causing too many operations that could be pipelined on
the RENDER ring to be sent to the BLT ring instead.
Reported-by: Michael Larabel <Michael@phoronix.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5586dd729b153e37f942a285d328a07f3fe7ae16
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 31 09:25:48 2011 +0100
sna/trapezoids: Refactor to project the trapezoid only once
And doing so means that we can go back to using the common validity
check.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3507437cdba62c28772822cce8c4b656448546db
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 30 22:13:24 2011 +0100
sna/trapezoids: Reject invalid traps after projecting onto the sample grid
If either of the edges are degenerate on the sample grid, then the trap
has zero height and must be skipped. (Otherwise if just one edge becomes
degenerate than the polygon becomes unbalanced and the rasteriser will
implode.)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 150a0612d545b7fd77bf393efdef1cc92ed91e61
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 30 19:45:22 2011 +0100
sna/trapezoids: Allocate sufficient space for a8 mask for mono traps
Oops, a silly cut'n'paste from caused us to allocate an A1 pixmap for
mono traps instead of the A8 pixmap that we tried to write to; mayhem
ensued.
Reported-by: Eugeni Dodonov <eugeni.dodonov@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aafe03d3d1cfd5cbdf345cd51436de268ac27b6f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 29 16:47:48 2011 +0100
sna: Retain the GTT space used for an upload buffer
In order to retain the GTT space without keeping hold of the memory used
for the upload buffer, we have to create a new bo and copy the relevant
details across.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28c8c5ca14c5b4eab7e2dc58c87050c1019037bb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 29 16:27:35 2011 +0100
sna: Free the buffers immediately upon release
They do not appear to have been leaked per-se, but we end up
accumulating the unused buffers. A more complicated solution would be to
reallocate the handle for retained buffers so that the GTT region can be
reused.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=39184
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f2fc00944272243af343a8b99f6eb8e0dfda006
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 29 15:14:41 2011 +0100
sna: Cleanup up the cache upon close
To help with leak-chasing under valgrind.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ac4b974b90a5614d1114d5e211cb4b986a89454
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 29 10:46:46 2011 +0100
sna/video: Defend against PutImage to a broken screen
Similar to the previous commit, check that the Screen Pixmap is bound to
a bo before proceeding.
[Note that in this case, the absence of the bo would have been picked
up much later after doing all of the setup...]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0a74cd77a3f462d5d2707bf1f35663279bcb9be5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 29 10:41:26 2011 +0100
video: check that the pixmap exists before use
Now, the pixmap being used is meant to the Screen pixmap and by rights
that has to exists in a GPU buffer! Evidence contrary to the above
exists and so we had better check that we have a bo before using...
Reported-by: Toralf Förster <toralf.foerster@gmx.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40439
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8216c92d5c49d4b8de5c16b615bca0acece49a70
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 28 22:32:09 2011 +0100
sna/trapezoids: Use the tor scan converter to compute the low precision mask
Take of the advantage of the faster mask computation available using the
imprecise tor scan converter for chipsets non yet supporting spans.
In doing so, limit the ability to full step only for vertical only rows
as the small sample grid reduces the benefits of the computationally
more expensive full-step.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit aeee6db798e9ded746b399bc08716cff0bd16ef8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 27 11:43:48 2011 +0100
sna/trapezoids: Reduce imprecise sampling to 4x4
Note this also revealed a subtle bug in the handling of degenerate
trapezoids after shrinking to the raster grid.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ac1b83240e5d4dc5d5bacad3ed49446143cc5589
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Aug 27 11:42:19 2011 +0100
sna/accel: Simplify single pixel read-back
The single pixel case is usually assocated with synchronisation of perf
clients and so we do not want to incur extra complication along that
path. Also the cost of tracking a single pixel of non-damage outweighs
its benefit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 786a770f528a0daee2971494352672cb89f48384
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 25 19:52:13 2011 +0100
sna/video: Flush the video state at the end of the operation
Or in the case where a second command is received prior to the batch
being flushed, the vertex data is not flushed and leads to the a
miscompution of the number of vertices emitted.
Reported-by: Elias Probst <mail@eliasprobst.eu>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=40332
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bd98001a49be061f0f2cb008b515f5505c8a63a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 25 14:49:30 2011 +0100
sna: Clear structures across server reset
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0865acb3ad03239ffdf8cbf3c9fc204b6c97121b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 25 12:47:27 2011 +0100
sna/dri2: Add some debug around the use of the Resource database
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98b67457caea583de50bff1b11a3c5a2bd694e26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 25 12:45:43 2011 +0100
sna/display: Destroy shadow data
Under certain circumstances the shadow can be destroy after being
allocated but before being created. The pixmap is a NULL pointer at that
time, but we know that its value should be data, so just use the data
pointer instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b9ae4e7e71527f1cf2b6dd6890420da22a22fad9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 24 21:38:28 2011 +0100
sna/gen3: reset blend state after applying CA pass
Otherwise we use the stale value when rendering CA glyphs directly to
the front-buffer and subsequent rendering have a tendency to become
invisible. (Rendering via a temporary glyph mask has a fortunate
side-effect of reseting sufficient state to force the re-emission of the
blend state.)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ef52f6c8c3421a31552d5965c40b4d9cf68f6a5c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 24 11:04:28 2011 +0100
sna/render: allow CLAMP_TO_EDGE for outside samples of extract regions as well
When clipping the sample region to the edge of the texture we can also
allow the GPU to use CLAMP_TO_EDGE (as well as CLAMP_TO_BORDER) to
emulate the RepeatPad mode of the parent texture. (Only the
RepeatNormal, RepeatReflect need special treatment with regard to tiling
that is not yet handled.)
This fixes the recent performance regression due to a slight change in
the fish benchmark that caused it to sample outside of the texture atlas
for one of its little fish.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d330f3751e484d28293fc593a20375a31b068bc7
Author: Stefan Dirsch <sndirsch@suse.de>
Date: Fri Jul 22 12:21:01 2011 +0200
Fix array size calculation for intel_pci_probe().
commit ccddff087df0c567c28416941b175be81190a1d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 8 00:42:21 2011 +0100
sna/trapezoids: Speedup tor rasteriser
Faster sorts for the win.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bfbe36cfea76337689dd8a101ec03469f6d3553d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 11 01:08:49 2011 +0100
sna/gradient: Use a high-precision ramp for a color step rather than fallback
Slightly less precise, but the difference should not be observable in
practice...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e61e235bf7a926fd4e5b1f5a05b72dce4c450f3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 22:55:31 2011 +0100
sna/damage: Take advantage of marking all-damaged
Return early from adding new damage regions if we know that we have
already marked it as all-damaged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a81bb6bafdbd37802dab96b8f05173ec6701d7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Aug 9 09:42:40 2011 +0100
NEWS: 2.16.0 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4bbbd1dfe59031f864c7d2bbf7bb0252a3aa6a7
Author: Edward Sheldrake <ejsheldrake@gmail.com>
Date: Mon Aug 1 14:46:08 2011 +0100
Fix man page formatting
Two option sections were not starting at the beginning of a new line.
commit 63518c42234001ec96f638af5732c09079a3d682
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 1 13:36:28 2011 +0100
dri: Build fix for xserver-1.7.7
Back in the olden days before the introduction of dixRegisterPrivate().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7976f5144d42a03ccd027908252a600db2631054
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 30 09:21:36 2011 +0100
NEWS: 2.15.901 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cfb703bbe7ec043d443452f4fa94f06b1ff7266
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 30 09:23:22 2011 +0100
Fix typos for distcheck
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f919264da69ed8bce6f2573629d89962a670783
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 30 09:00:06 2011 +0100
sna: Mark the stencil as untiled
In reality, Mesa will be treating it as W-tiling, only we have no way of
communicating that requirement to the kernel (as not only does the
kernel not understand W-tiling, but also the GTT is incapable of fencing
a W-tiled region.).
Ported from Chad Versace's 3e55f3e88.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 326a84e832c43cc200a32e091b4e60b8b6a4a7c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 22 11:10:26 2011 +0100
sna: Port IVB acceleration code (Xrender + Xv)
Based on the superlative work by Kenneth Graunke and Xiang, Haihao.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 10790921570fea21d6b2bcc07a0204ef315c9182
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 30 08:46:19 2011 +0100
sna: Include the pixmap size in the debug info for moving to cpu
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5691c8cdec2a5264b8552f096b4a34b97afe4ae5
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Thu Jul 14 10:14:53 2011 -0700
render: Enable RENDER acceleration on Ivybridge.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0d92612b2a2782f80196a08eb9a17af906169f18
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Thu Jul 14 00:30:09 2011 -0700
render: Update pixel shader state for Ivybridge.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7460ee73d1fd22e6b02ce125f11ac38efff743ce
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Thu Jul 14 00:16:54 2011 -0700
render: Use Ivybridge variants for 3D pipeline setup.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3a09608716c1dee2554e8fc26d6f77aeec684bd
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Thu Jul 14 00:04:31 2011 -0700
render: Refactor to use newly shared pipeline setup code in i965_3d.c.
Slightly generalize the shared SF and CC code to accomodate both.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 682a690bfeeabae710b1392282163eab35b58eed
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Wed Jul 13 22:52:52 2011 -0700
Xv: Refactor out pipeline setup functions for future reuse in render.
While we're at it, make the functions simply take an intel_screen_private
pointer directly instead of having to fetch it from ScrnInfoPtr.
Also coalesce some gen6/gen7 functions that were 98% identical.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 54b3222658a285d26b7800bdc5f8343c918a804e
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Wed Jul 13 22:27:37 2011 -0700
render: Update 3DPRIMITIVE for Ivybridge.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e491a1f6d7a15009904cb79e2c0b13cf2d9d6ec
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Wed Jul 13 22:19:21 2011 -0700
render: Set Address Modify Enable in 3DSTATE_VERTEX_BUFFERS on Gen7.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2787cd66f0d2907110f774392370537df63a96fa
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Wed Jul 13 22:10:17 2011 -0700
render: Update SAMPLER_STATE for Ivybridge.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1a7e541d0d33727953fa69f1e29fa4eda665a0d9
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Wed Jul 13 21:53:27 2011 -0700
render: Update SURFACE_STATE for Ivybridge.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 07cc488bcf3f7653cd54928e3cedb1f4f102c5e0
Author: Kenneth Graunke <kenneth@whitecape.org>
Date: Sat Jul 9 01:36:52 2011 -0700
render: New Ivybridge assembly programs for render acceleration.
These are exactly the same as the ones for Sandybridge, but with message
registers translated (hopefully) in the same way as Haihao's new
programs (m1 == g65).
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Acked-by: Eric Anholt <eric@anholt.net>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1b9e82b4b59dd50c1b057f58d71d5c04dcc648a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 26 08:29:36 2011 +0100
sna: Revert enabling scan-line wait on SNB
Hanging the machine does indeed prevent video tearing. Just not quite
what the user expected...
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=39497
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6dbbb74bde034f5f00aee0396ccd1e03a6625fbd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 16 14:05:54 2011 +0100
sna: Enable gen6 scan-line waiting
The code was ready and waiting, just forgot to turn it on.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3e55f3e88b40471706d5cd45c4df4010f8675c75
Author: Chad Versace <chad@chad-versace.us>
Date: Mon Jul 18 00:38:00 2011 -0700
dri: Do not tile stencil buffer
Until now, the stencil buffer was allocated as a Y tiled buffer, because
in several locations the PRM states that it is. However, it is actually
W tiled. From the PRM, 2011 Sandy Bridge, Volume 1, Part 2, Section
4.5.2.1 W-Major Format:
W-Major Tile Format is used for separate stencil.
The GTT is incapable of W fencing, so we allocate the stencil buffer with
I915_TILING_NONE and decode the tile's layout in software.
This commit mutually depends on the mesa commit:
intel: Fix stencil buffer to be W tiled
Author: Chad Versace <chad@chad-versace.us>
Date: Mon Jul 18 00:37:45 2011 -0700
Signed-off-by: Chad Versace <chad@chad-versace.us>
Reviewed-by: Ian Romanick <ian.romanick@intel.com>
Acked-by: Kenneth Graunke <kenneth@whitecape.org>
commit 212fa9868767637e8f430485eeb522c99e63fd16
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 21:11:14 2011 +0100
Disable adding normal RTF modes for an eDP
This is causing a hard hang with 2.6.39+, we don't know why so play safe
and disable for the time being.
References: https://bugs.freedesktop.org/show_bug.cgi?id=38012
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7a695c9f6b919eba8785d62094526762ba2a0449
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 10:57:13 2011 +0100
sna: Fast-path single span boxes
These are very common when compositing unclipped trapezoids, and the
majority of the overhead is in handling the arbitrary number of boxes
and misses out on the constant folding the compiler can do if it is
known we have just one box.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0190964906ad878d469d6021c10cde4e7f5799c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 10:26:44 2011 +0100
sna/damage: Avoid testing against a completey damaged region
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b929717c89352d4b47dc2b9ce58e26fbbf327201
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 09:49:09 2011 +0100
sna/gen3: Tune emit_spans_primitive_constant
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fbdbfaf38d4da5204750d91cf5a3f43307a6ac33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 17:38:41 2011 +0100
sna/glyphs: Discard GLYPH_PICTURE hint if the glyph doesn't fit into the cache
If the glyph is too big to fit into the cache, than ideally we do want
to keep an associated GPU bo around for future use. As it is too large
to fit into the cache, it of reasonable size and there is little wastage
in allocating indiviual GPU bo for each oversized glyph.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 12f52530db1727e2f835e55dc922e5efaf4d3a16
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 13 17:38:22 2011 +0100
sna: Add some extra debugging to the texture upload fallback paths
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a861094c23b5f0df7b889bcc03904e32c4c2c6be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 12 20:17:00 2011 +0100
sna/dri: Fix a couple of typos
Somehow these were lost in the rebasing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c221d0356db57c10f5d29ca17fdf592724b35385
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 12 15:39:42 2011 +0100
sna/dri: Remove the unused id/type members for Resource tracking
...and reduce it to a simple list.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 644b1a903301531e1fb59f27952c15e87888c4c6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 12 11:50:24 2011 +0100
dri: Always initialise resource members of DRI2FrameEvent
As we now attempt to always decouple the lists upon freeing the frame
event, we need to initialise them along all code paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 32f42358140ee812984149ae52b0df3dfd1778c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 11 20:29:53 2011 +0100
sna/dri: Add some simple debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a46598220ebf5d4e629e1e0a7baf47ce144ed2c8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 11 14:40:30 2011 +0100
sna/dri: Refactor common code for assigning a pixmap to the DRI2 buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7538be3315b8683b05e8f6b22023baadcc0bc4da
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 11 10:50:36 2011 +0100
dri: Enable triple-bufferred pageflips
By popular demand.
Triple-buffering trade-offs output latency versus jitter. By having a
pre-rendered frame ready to swap in following a pageflip, we avoid the
scenario where the latency between receiving the flip complete signal
from the kernel, waking up the vsynced application, it render the new
frame and then for the server to process the swap request is greater
than the frame interval, causing us to miss the vblank. The result is
that application can become frame-locked to 30fps. Instead, we report to
the application that the first frame swap is immediately completed,
supply a new back buffer (or else the rendering would be blocked on
waiting for the front-buffer to be swapped away from the scanout) and
let them proceed to render the second frame. The second frame is added
to the swap queue, and the client throttled to vrefresh. (If the client
missed the vblank, the swap queue is empty and the client is immediately
woken again, whilst the pageflip is pending.)
Note, for practical reasons this only applies to page-flipping, for
example, calls to glXSwapBuffer() on fullscreen applications.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2608a367acba7247e50754c3daeed09ba2e97d05
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 11 16:28:15 2011 +0100
dri: Prevent abuse of the Resource database
The Resource database is only designed to store a single value for a
particular type associated with an XID. Due to the asynchronous nature
of the vblank/flip requests, we would often associate multiple frame
events with a particular drawable/client. Upon freeing the resource, we
would not necessarily decouple the right value, leaving a stale pointer
behind. Later when the client disappeared, we would write through that
stale pointer upsetting valgrind and causing memory corruption. MDK.
Instead, we need to implement an extra layer for tracking multiple
frames within a single Resource.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=37700
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ab1000821ae881a301fb0e1f2210493ec383e681
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 9 19:44:26 2011 +0100
dri: Remove the shadow copy of attachment
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f22ea7ca440c788f8104647356393c96c62d155
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 9 14:54:33 2011 +0100
sna: Clamp results for computing BoxRec coords from xRectangle
As the width/height in the rectangle is specified as uint16_t, the
result may be larger than is storagable in the int16_t of the box. Of
course it would take a really inane client to do attempt to draw
something much larger than the largest possible surface... Is it strange
that first example I've found to do so is a Java application?
Reported-by: Nicolas Kalkhof <nkalkhof@web.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f4c5dc88171435aa04a5d99372913120cdafe92b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 9 14:17:24 2011 +0100
sna/accel: Fix fallback for depth=1 copy
A little carelessness with passing down the offsets caused us to
incorrectly copy depth=1 bitmaps, as exemplified by gkrellm.
Reported-by: Nicolas Kalkhof <nkalkhof@web.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 649ebcef0938c7cde4f3172a639d39488454999a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 8 17:44:58 2011 +0100
sna: A buffer only needs a flush if it remains dirty at the end of the batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 625e37b317e4d237bdc9f80d7ab86b5d2badddc7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 8 18:58:32 2011 +0100
sna/gen3: So we also need to ensure stippling is cleared...
My theory that we used nothing that invoked polygon stippling proved
baseless.
Fixes regression from 3b5971bd2359383cb8326702d80e03bc15d34c69
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1e2cae0ab339e477929e429f8ff31b11fcaf2cbf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 8 09:54:43 2011 +0100
sna/gen3: Restore disabling the use of stencil/fog in the invariant
One cleanup too far causing spurious results after rebooting. We also
need to ensure that the writemask is fully enabled (ie not disabled)
as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ec3dd64e739c4c2bbd8141de5275fe8a90f24a57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 8 00:17:27 2011 +0100
sna/dri: Enable chaining of page-flips
Trade off extra frames of latency for extra frames of anti-jitter
buffering and loss of completion information; compiz users rejoice.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a32694b0f07e35c22dd83bcfb828196d5d86628e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 7 23:11:39 2011 +0100
sna/dri: Remove redundant NULL check in reference
The buffer has already been dereferenced by this point...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d180c5f5f781f4fa7f747dd7bb8073a20771cd79
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 6 20:19:00 2011 +0100
sna: Take advantage of the needs_flush tracking on the front buffer
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0be47f459ba576ed3f93367de18732fb2367357a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 6 13:02:53 2011 +0100
sna: Check against an execbuffer reference before discarding partials
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6573fe7577e00a1d2706dbc39179ab658c021d2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 6 12:44:08 2011 +0100
sna: Compute aligned tiled heights for gen2 correctly
We were underestimating the height of X-tiled surfaces (and less
harmfully overestimating the height of Y-tiled surfaces.)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d6afd66461ebcdc2e8dcd94b3f46f374d8acf469
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 5 23:12:59 2011 +0100
sna: Reset unused partial buffers
Whilst searching for available space on the active partial buffer list,
if we discover an unreferenced one, reset its used counter to zero.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6e7a0c86419bf6c928837f592784333c25d8b27b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 5 23:05:37 2011 +0100
sna: Discard unused partial buffers
If we allocate a partial buffer and then fallback for the operation, the
buffer would remain on the partial list waiting for another user.
Discard any unused partials at the next batch submission or expiration
point.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3b5971bd2359383cb8326702d80e03bc15d34c69
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 5 22:20:28 2011 +0100
sna/gen2: Restore invariant ENABLES
One deletion too many, unnoticed until the next reboot. Besides the
failure to disable logic op and enable colour buffer blending which
causes a hang if you subsequently try to enable both, you also need
to request texture caching...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5fa3e73f2c03bcadb87c1760f76f853c22fdba18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 5 21:38:08 2011 +0100
sna/gen[23]: Do as the comments suggest and prefer the BLT
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f749ed618e21b56a36a2feb9b4333ec797ec2ae5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 5 21:37:02 2011 +0100
sna: Reduce tiling if pitch is less than a tile_width/height only on pre-G33
(Note this only applies to 2D pixmaps.)
The rationale, borne out by experimentation with cairo-perf-trace, is
that on the pre-G33 devices we always need a fence region region
for tiled surfaces, i.e. at least .5/1MiB in size, and that combined
with the smaller GTT on those devices, we loose the benefit of tiling to
the excessive GTT thrashing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b9de6a98d33db660ffad3f186c2b0ab2aea71ac0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 5 17:48:11 2011 +0100
sna: Remove unused aperture_size member
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd3bc2af471a3f9a73064cb28818fdd3485cffc7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 4 16:31:20 2011 +0100
sna: Clamp object size to the min of 1/4 of the whole GTT or 1/2 the mappable
... for those pesky early devices whose GTT was no larger than the AGP
aperture.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d294e41a6a49ddaa6f8d7d5cda266168095fe1f5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 4 13:45:06 2011 +0100
sna: Update flush/retirement lists after a implicit flush for mmap
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3e53b0f3a365c031bfef8d087bcee0ae1c2d2988
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 4 13:44:28 2011 +0100
sna: Enable relaxed-fencing for gen2 devices
(Just as dependent upon non-buggy kernels as gen3...)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33ddaf54299979e98b196d479f1b2060d9551cc5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 4 13:43:48 2011 +0100
sna: Fix gen2 tiled surface sizes
Actually use the gen2 path for gen2 devices!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9eceddf69f78fc79c02ca75ed10b000beeff2033
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 4 13:42:58 2011 +0100
sna/gen2: fix batch buffer acounting
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f80f7edb8c511b94e66159cd59ba9362c3f69a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 2 23:16:04 2011 +0100
sna: Manually set to the GTT domain for mmap
...since the kernel no longer does strict coherency.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f91ee24b2dabb48288d6e81dcdd82191f158e312
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 2 23:05:04 2011 +0100
sna: Trim number of downsample passes
If we can fit the entire width or the entire height into the pipeline
when downsampling, do so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6db93720a73f59a9857a3c5ab260fab8b957813e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 2 23:04:14 2011 +0100
sna: Don't change tiling modes on replace
This was trying to workaround a kernel bug, and instead causes a
performance cliff for textures that *need* to be tiled.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 430c905ef306ece8a4cb19091711a9feae74b00b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 2 18:24:40 2011 +0100
sna: Force tiled modes for large pitches
If the surface is so big that the 2x2 texel sampling will cause a TLB
miss everytime, i.e. the row pitch exceeeds 4096, then we need to
encourage tiling to prevent attrocious performance.
For example, try downscaling a 2560x1600 background image on a gen3
device using I915_TILING_NONE...
Using slideshow-demo /usr/share/backgrounds/cosmos/whirlpool.jpg, on a
PineView netbook, fps goes from under 4 to over 40.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae567b783e5af53f17f49dbf58b9be17fcb53737
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 2 00:11:21 2011 +0100
sna: Finer-grained debugging for trapezoids
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98f2e3855d70c02b05e2721a70ebce0c17e44283
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jul 2 09:53:11 2011 +0100
sna/video: Downgrade severity of "overlay not found" message
We don't need to warn the user that their hardware does not support the
video overlay plane (but Jesse is working on it!), but merely inform
them that its presence is lacking.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 01c258718e981f4da949a4e48595a0660d55d66e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 23:17:54 2011 +0100
sna/gen2: Add missing stub debug files
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c8a108d2c99f542372efb1734c96ddd2af6bc76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 21:24:43 2011 +0100
sna/gen2: Recompute blend pipeline for component-alpha pass
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 121511d3bd63da5eca28edf971aae3d062aed46e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 16:54:28 2011 +0100
sna/gen2: Pack solid sources into the default diffuse component
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a303f85c163979276ff13e00b7c56f55b5fd1d07
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 16:27:11 2011 +0100
sna/gen2: Remove unused state from invariant setup
... and also some state that gets clobbered when we install the
composite pipelines.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 120c98ac10435c8e848a8337c1f544f81a05cd3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 14:55:44 2011 +0100
sna: Downsample sources 2x too large to fit in the 3D pipeline
This is quite trivial to hit given the 2k limits on gen2/gen3. We
compromise on image quality by pre-downscaling the source by a fixed
factor to make it fit into the pipeline in preference to performing the
entire operation on the CPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f6c8c3bb6fd75bca6c7704b7d5869a5d44ce3832
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 11:17:32 2011 +0100
sna/gen2: Use specular component for solid spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit de14e3c8595f9e315dc3ce23ad15b04e118499f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 09:58:27 2011 +0100
sna/gen2: Add missing render fallbacks for blt ops
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ecbf6bbd27b1205dcf76cfe34ae2a7a3f5ec195a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 1 08:50:58 2011 +0100
sna/gen2: Implement composite-spans
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c89b37d7b43c9e588097b7fadcba3bc13a03f8bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 30 17:53:49 2011 +0100
sna: Mappable aperture is region 0 on gen2
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c0434ab49035bf278dad6f5f84a541ea58536fb4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 30 16:31:28 2011 +0100
sna: Distinguish 830/845 vs 855/865 using the generation id
Remove the PCI ID device checks by using the simpler check on the
generation id for errata pertaining to 830/845.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18d08e49d270b7a05f14a309759c9315e5ab9679
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 28 20:25:46 2011 +0100
uxa/glyphs: Fallback instead of crashing on large strings
Not ideal, but being slow is a major improvement over losing data.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=36860
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95866bd6bdaeb612732fd43ec1b93e088763086e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 27 21:07:22 2011 +0100
sna/video: Use EXTEND_PAD to avoid mixing in the border color
...which is 0 and appears green around an unaligned YUV-video.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=38723
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7446b39f04306ae2ffccdfe8dd6c8bda64a27043
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 27 15:26:49 2011 +0100
sna: Disable XVideo using the TexturedAdapter if the GPU is wedged
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 44cd6ebf43aa5b7f23c03629a11cdf83b6e96e3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 26 18:41:20 2011 +0100
sna: Typo in debug assertion.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5cd7f5b59857f221bd3aa9965b43b938ff7824ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 26 18:36:05 2011 +0100
sna/dri: Mark the GPU bo as damaged upon a page-flip
...so that CPU pixmap is correctly invalidated for the next readback.
For instance, if you were to take a screenshot on a composited destkop.
Reported-by: Sitosfe Wheeler <sitsofe@yahoo.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c4f7959266571f14c43c0f0cea69134bb8556875
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 26 14:09:11 2011 +0100
sna: Only create bo up to half the size of the mappable aperture
As we use GTT mappings if writing directly into the tiled buffer and the
available aperture is reported by the kernel as the total GTT and not
limited to the fenceable/mappable region, we need to manually probe this
value and ensure that our creation and fenced routines observe this
distinct limit.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 130350111720a0e4ae825bb9d21a8c481cd2b548
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 25 23:21:20 2011 +0100
sna/dri: Reorganise schedule_swap to not confuse immediate and wait paths
Eeek, the wait-for-target-msc was using the immediate swap path, meaning
that for copy-swaps the copy was submitting immediately but the client
throttled waiting upon the target vblank. What is actually intended is
for the presentation to be delayed until the target_msc.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b460b9645451af84136c5daebbc00c7545de67f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 25 16:34:15 2011 +0100
sna/dri: Fix composited copy-swaps
The secret is not to cheat and render directly to the front buffer, but
remember to mark the Window as damaged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28fffbd1d07890c8b4d697369159f6a30f267675
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 25 16:33:31 2011 +0100
sna/display: Protect against drmModeGetCrtc returning NULL
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c73b4651a04390668c3ed2aa10699663e44fd8a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 25 16:32:30 2011 +0100
sna/gen4+: Use the drawable rectangle offset for copy boxes
Saves a little bit of work whilst emitting the rectangles.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3833ff967766b0b99f1d636c6453de1783a90586
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 25 14:02:50 2011 +0100
sna: Correct typo in computing damage of PolyPoint
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=38614
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 471115a9806162bf0cafe27947f49d94fdd63d87
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 13:32:45 2011 +0100
sna: Also allow BLT copies to discard the alpha channel
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c3b1a0d7046a83b6daec03e5a562116e3adf3c71
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 12:19:09 2011 +0100
sna/dri: Copy to real front upon swap
The front-buffer of a DRI2 drawable, may not in fact be pointing to the
scanout pixmap. So override the destination for swapbuffers to update
the scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 669378cd8db8af89d12f1b95a07fc1ead0b1569c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 11:53:17 2011 +0100
sna: Wrap the fbcon in a scratch pixmap for render-copy across depth changes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33b2ea0392fe944b210ef744398aa22989bfdf33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 11:43:07 2011 +0100
sna: Avoid using the BLT to copy between mismatching depths
We either conflated bpp (which fails given a mixture of depth-24 and
depth-30 pixmaps) or neglected to check at all.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28f6dc24d3c50aa399dd098a9ba6a18a95837800
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 11:24:59 2011 +0100
sna: Support depth-30 and some more logging to show the depth
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 312460ea69792594fe9acca8591ead55baea7d99
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jun 23 00:20:03 2011 +0800
Xv: set up pipeline for Xv on Ivybridge
The configuration is same as that on Sandybridge, but
many state commands are changed
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 90a0800588f83d78254136b94bca656c4c24215d
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Tue Jun 21 14:14:38 2011 +0800
Xv: upload new shaders to GEM objects for Xv on Ivybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 00614f712b243a7724cf919f94d204a123d2789a
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jun 23 00:09:21 2011 +0800
Xv: update SURFACE_STATE & SAMPLER_STATE for Xv on Ivybridge
SURFACE_STATE & SAMPLER_STATE are changed since Ivybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 70f884772a3adc5dbf56572499c5fb2e080aa84a
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jun 23 00:02:38 2011 +0800
Xv: New shaders for Xv on Ivybridge
Redefine some M4 macros, also update the check for
intel-gen4asm to support Ivybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 3cf423bd3a9483181e59ee87376a9487fa1f923d
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Jun 22 23:33:08 2011 +0800
Xv: separate fragments from M4 macros
It is to prepare for Xv on Ivybridge. The difference from Sandybridge
is that all message payload must be in GRF registers instead of MRF registers
on Ivybridge. We will only redefine some M4 macros for Ivybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 58d7a89b93ba4022f45465e479d2799b8903137a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 00:35:30 2011 +0100
sna: Don't render to invalid surfaces
Fixes a regression from d0362a. In bypassing the is_wedged checked, we
also ended up bypassing the checks that we could indeed render to the
target bo. With the result that we were creating GPU buffers for SHM
surfaces, something that requires Xserver fixes before we can actually
enable...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c1d5bc35e02dfd8234c029dcab5661e1656ca8e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 24 00:34:11 2011 +0100
sna: Clip the fbcon to the frontbuffer
...both to correct the placement of the fbcon into the smaller scanout and
to ensure that we correctly clip the boxes to be copied.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3b4c10f239f69e5282bde1d3b0c3685b24cf0aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 23 20:54:28 2011 +0100
sna: Relent and workaround the lack of O_NONBLOCK on /dev/dri/card0
So in order not to block server shutdown, check that the fd is readable
before attempting to read from it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33d3077266942b23c5bc05ef4a9a6cebe357272a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 23 15:53:45 2011 +0100
sna: Debug compile fix, and some extra comments
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 03e6aee8fd2cc7486fbd2ec55a537c712786486b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 23 15:51:59 2011 +0100
sna: For an unbounded op, we need to convert the whole surface
Otherwise if we fail to check, then we create a 0x0 surface to sample
with the operation -- net result is that we end up using a clear source
instead of the desired mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 356ded1308e8fe5f8dbec217b219228a991356d5
Author: Adam Jackson <ajax@redhat.com>
Date: Wed Jun 22 17:17:15 2011 -0400
Don't include xf86Priv.h
I'd like it to not be in the SDK anymore, and we're not using anything
from it.
Signed-off-by: Adam Jackson <ajax@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8fb98e22a63a4354b049ace7870abb6406541c28
Author: Jian Zhao <jian.j.zhao@intel.com>
Date: Wed Jun 22 08:54:59 2011 +0800
configure: Define required_xorg_xserver_version later so it can make successfully.
commit ea71133da78632d4cfee5b0b4c96e8dddd6cdf44
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 21 12:28:13 2011 +0100
sna/video: Use pwrite for upload of unclipped, unrotated frames
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f6afb5b1f02cc448da1b342627108ceddda4f0d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 20 17:29:17 2011 +0100
sna: Only reduce gpu damage after migration
Otherwise we end up doing work for no reason, ala the regression in
grads-heat-map. However, it is important that the damage is reduced at
some point or else it may grow unbounded. Hopefully normal usage will
never hit the pathologocial case...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 88d840b53d64e67cfee14cc4cef8da46d716c401
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 20 15:22:57 2011 +0100
sna/gen4: Check for sufficient batch space before emitting pipelined pointers
For the broken shader workaround, we need to reset the pipeline state
before every blt as the state is changed by the magic CA pass. So we
need to check that we actually have sufficient space to emit the
pipelined pointers before doing so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 84bd6e51199bf8b49e6f6e0c29a1d71c89f6996f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 20 15:22:00 2011 +0100
sna/gen4: Correct the number of dwods required to emit the ca pass
We need 7 for pipelined pointers, 6 for the primitive and 1 for the
flush.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 22255335e428cb1f349fe4198d36e0ab3fe06948
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 20 13:51:12 2011 +0100
sna: Don't perform a GPU copy of the scanout if it is wedged.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2684498a4905b4ac157a1c752c1c4f75301e7ad
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 20 13:50:43 2011 +0100
sna: Add some debugging asserts for handling wedged GPUs
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0362a20bb3ead2fab9401b63209f917bdd72d55
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 19 19:33:01 2011 +0100
sna: Bypass the gpu-is-wedged? check for forced bo creation
In order to attach a scanout (and use swrast) on a wedged GPU, we need to
bypass the safety checks for normal pixmap creation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 585667c2f9f88554ed89ff21ae38600f761d964c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 18 15:52:22 2011 +0100
sna: Bump the required xserver version to 1.10
SNA requires some pending bug fixes to the xserver so it makes little
sense to conditionalise the code and deliberately cause broken
behaviour.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=3843
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit de0286ed9f7814f903d56e488c7a4b3eb0ca56b0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 17 09:40:53 2011 +0100
sna/display: After copying the fbcon, tell the server that we have a background
... so that the core knows to skip the clear.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f3869d60cc3bc349d1efba642baa011378f1c09b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 17 09:37:15 2011 +0100
sna/display: Apply damage for the fbcon copy
... so that any immediate shadow usage will read back the fbcon
contents.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 39f0b0ae17d00402971bb62555d3807bdf39ee93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 23:49:06 2011 +0100
sna: Copy the fbcon contents onto the front buffer upon X startup
This patch has been carried by the distributions every since they
started doing graphical boot splashes. Time to integrate it and give it
some TLC.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 37ba33f502af0878f6cb75f890c9fe288d0f7e41
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 17 07:03:25 2011 +0100
sna: Fix kgem_create_from_name error paths and to mark the bo as non-reusable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 665bc1735748f266fad5255f82c40edc59ef98e5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 17 07:00:54 2011 +0100
sna/display: Remove the caching of the drmModeCrtc
We only use it for the id. Everything else stored on it, like the
buffer_id, is not permanent and we need to query the current status as
required.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad6235cfb11a5dfdd27106ac45106aaacba73bde
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 19:02:36 2011 +0100
sna/accel: convert BOX_ADD_RECT to an inline function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a86f43988c4ded10cc3b1b964668300c9aa3af59
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 19:00:09 2011 +0100
sna/accel: convert BOX_ADD_PT to an inline function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f67a26590aadac8b9b9870ae3b03d23eb7eda1a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 18:58:38 2011 +0100
sna/accel: convert TRIM_AND_TRANSLATE_BOX to an inline function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit df1b117dedfdda425fbc3e4ee394169902df4716
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 18:57:38 2011 +0100
sna/accel: convert TRANSLATE_BOX to an inline function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 76ff3c715cf6059316d08217e7e7783ca0388393
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 18:56:24 2011 +0100
sna/accel: convert TRIM_BOX to an inline
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e4a66368e71df288323fce66b27237f1d9f93c3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 18:55:03 2011 +0100
sna/accel: convert CLIP_BOX to an inline function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d7b51cc5d6e624a72b2f2fb92b4488e49a1c749c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 18:52:56 2011 +0100
sna/accel: convert BOX_EMPTY macro to an inline function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1c3c08e80f08adb12a03277a60c4a56115281743
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 18:37:43 2011 +0100
sna: Fix the typo in BOX_EMPTY
BOX_EMPTY(&box) surprisingly compiles and generates interesting code that
evaluates to if (0). Oops.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17bf0019b6962c06c87a08e4b41799481eaccd26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 14:26:06 2011 +0100
sna: Only retire requests after IO if the bo was active
We only want to process retirements if we know we caused a stall waiting
for the GPU to release the bo before performing IO.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b707f18d17564653a2b45adf46a4e8eafcc6ab2c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 14:16:06 2011 +0100
sna: Purge the bo cache only if we detect aperture thrashing
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 855ced5a4eb67e287001ae22cb6489639c548cfa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 13:24:14 2011 +0100
uxa: Remove the attempt to use the 3D pipeline for core rendering
The attempt was still ridden with bugs, such as
http://bugs.freedesktop.org/show_bug.cgi?id=28768
http://bugs.freedesktop.org/show_bug.cgi?id=28798
http://bugs.freedesktop.org/show_bug.cgi?id=28908
http://bugs.freedesktop.org/show_bug.cgi?id=29401
A fresh approach was taken with SNA, but in the mean time before that
can be enabled downstream, restore correct behaviour.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dd4ad11e0d432f3a8eff4574a241c16f8463278d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 12:53:22 2011 +0100
sna: compile fix.
A pox on all those who write trivial patches, attempt to compile on a
system not having dri2proto and just assume that all is good.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ff36af7e1841a82fd43a9317d07b3229a309df5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 11:23:16 2011 +0100
sna/accel: Prevent initialising a region with an invalid box
pixman complains if you attempt to use a region created with an invalid
box, so don't do that.
Reported-by: Reinhard Karcher <reinhard.karcher@gmx.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c02110052ecf69d43577ed8537a8850227da560
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 16 10:30:58 2011 +0100
sna/dri: Add some comments to explain the choice of flags upon the bo
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 881f961a1c78e554e566ef624d6edcf28fee8fdf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 15 19:11:05 2011 +0100
sna: Clear the gpu flag once is not busy and no flush is pending
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1ee4b930846d4ba9274028c08800b882fc926f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 14 23:46:15 2011 +0100
sna/dri: And fix the blit swap paths
Following on the recent successes with the pageflip paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f675cf402a6d158448a9300779829a10ca991fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 14 08:13:58 2011 +0100
sna: Split zaphod across the crtcs
Since we have no global resource allocator for zaphod mode, that's what
RandR-1.4 solves, we have to further constrain zaphod mode to only use
one crtc per screen. This also means that you must match the output
restrictions within the Screen definitions, noting that the crtc pipe id
corresponds with the screen number.
Reportede-by: Phillp Haddad <phillip.haddad@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49f265915a4bca52724c345f04cddfeaca972655
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 14 07:59:50 2011 +0100
sna: Compile fix for debugging enabled
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 12b8a62652e219de255fdd8b3c801c23274130e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 13 20:51:56 2011 +0100
test: Exclude the long running stress tests from make distcheck
tinderbox complains when it is left running for days on end...
Reported-by: Jeremy Huddleston <jeremyhu@apple.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4173ca344bb7d3fb7c03ebdce0e31aa82dba1192
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 13 22:31:55 2011 +0100
sna: Invalidate the mode if the front pixmap was swapped whilst blanked
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2158534421f26bcd1eca9ad74ab7a30f27e47a75
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 13 15:27:23 2011 +0100
sna/dri: Accurately track front and pending front for async flips
By not tracking the front buffer correctly, i.e. performing the exchange
on every swap, GL_FRONT was no longer pointing at the updated buffer and
neither was the root pixmap. So both X and GL would read the wrong
buffer was the flip was pending.
The other issue was that we would feed the old front buffer back to the
application as a future back buffer (due to buffer caching) and so the
kernel would duly insert a WAIT_EVENT for the pending flip to complete
before allowing rendering to affect it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2facaa910798c0e7adb34345e6d6913849b7d8a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 13 11:46:04 2011 +0100
sna/dri: Complete the pending async flip even after DrawableGone
If the client exits before the async page-flip completes then we still
need to decrement the pending flip count in order to correctly flip the
scanout next time.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86888723901030c5cb9da16cbb03508d4b13332f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 12 22:38:01 2011 +0100
sna: Just do a pointer exchange when flipping with no scanout
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b881d1b16a8beec024ac18eca8308418e34cb05d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 12 20:13:26 2011 +0100
sna: Check that the scanout is still attached before waiting for scanline
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bb08e73c557c379ef131225ffea5aa729ca781d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 12 20:07:20 2011 +0100
sna: Prevent tracking scratch pixmaps on older xservers
Before the xserver is patched to send notification of release of the
scratch pixmaps, we cannot associated GPU resources with them. In
practice, the only advantage for doing so is for SHM pixmaps...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ff262aca9c46b7616c59d8e8f04d33a5bbc6e324
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 11 10:15:14 2011 +0100
sna/dri: Fix tripple-buffering for vblank_mode=0
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b199bc2b415fd0f06e456e0b1f44dd25ba8dbe02
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 11 09:57:46 2011 +0100
sna/dri: Skip querying current msc for immediate swaps
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5f4dbcc8bde3690668bde739ac61178037612475
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 11 09:06:50 2011 +0100
sna/dri: Queue page-flips immediately for next vblank
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00e8b4bec6dc5bb46e6f073af9c1fa34f4a2c2c9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 11 09:00:16 2011 +0100
sna/dri: For offscreen, swaps just exchange the buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9397b28eff5be4cd5e8a2ceca80333424f24391
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 11 08:54:04 2011 +0100
sna: Process dri wakeups first
The goal is to minimise the latency in receiving the event from the
kernel and acting upon it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bcad5b21fef4573f3144608364cf5b1ea6d241e3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 21:27:38 2011 +0100
sna: Unbreak configure after last commit
I went a step too far... I still need some define in order to switch
between uxa/sna at compile time.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0d65940b4f4d4993eccb8c66ec7e8b633b331da
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 19:51:12 2011 +0100
sna: Remove the ability to disable chipset specific code
This was a fun little, but pointless, exercise.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f035e80b98e478ff4c59427e50e57ecd710da62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 18:41:56 2011 +0100
sna/dri: Keep reference on swap buffers until the end of the pageflip
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cf6c7901825bb831443615ef21555c5843184bdb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 17:49:13 2011 +0100
sna: Use the ScreenPixmap->serialNumber as a generation count
DRI2 presumes that the pixmap->serialNumber can be used as unique id.
If it changes revokes *all* the buffers, it presumes a new pixmap has
been attached to the window, for example after a reconfiguration event
(resizing of a window, or a mode switch). However, as we updated the
root pixmap upon a pageflip, we were triggering revocations everytime,
causing further revocations and massive aperture thrashing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f19270d6795738b58d9ce1721896b3067b38c9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 15:29:57 2011 +0100
sna/dri: Actually restrict pageflipping to properly aligned fs windows
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9e9c628708ae838e5df3df89331243f84b297e8e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 15:17:18 2011 +0100
sna/dri: Create pixmap suitable for the framebuffer for fullscreen buffers
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b22de0b01453884d5018e7e0faef439421fa63a0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 13:30:54 2011 +0100
sna/blt: Suppress overwriting boxes through fill_boxes()
As the introduction of the unrolled fill_boxes() was bypassing the
effective optimisation in fill_one().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ebeebc2044610e6e31d9cef746c768d2e435f32c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 13:07:13 2011 +0100
sna: Use temporary for storing the current crtc box when computing best crtc
... as the caller may be reusing an input parameter for the result.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b3949d0d7424242703c9e60e2e33908499aa6a43
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 12:45:24 2011 +0100
sna/kgem: remove erroneous assert during submit
This was only valid for gen6+ with the multiple rings.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33abb68da2c49081f28898f93cc4e14702b40d70
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 12:44:56 2011 +0100
sna/kgem: remove redundant clears upon initialisation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cfde920a2e449efaa387850173e46f87d928023b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 11:27:04 2011 +0100
sna: Remember to decouple the fb on closing
... so that we actually attach a new one after regen!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b6192ce95af8aa8be6d9a68a500393f2a73c2f4c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 11:05:41 2011 +0100
sna/gen4: Tweak calculation of required batch space for CA
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c9b89fc87f1d43a715cd9c5915bfed957175986d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 10:53:29 2011 +0100
sna: Drain the event queues before CloseScreen
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ea560e25dfcce3750339b477a1a3c05f504cf91e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 10:44:27 2011 +0100
sna: Workaround the random free of the ScreenPixmap in fbCloseScreen
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1f364c6d241e8971e8fc1447871c718240e4563e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 10:03:01 2011 +0100
sna: Reset the kgem state on server regen
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95ae39a93467655b2107b82bd7970f732c8de066
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 09:57:22 2011 +0100
sna: Add some debug statements to the core DDX interface
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0594724dc4e9e459240b8b290ddf42ed711be22b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 08:18:07 2011 +0100
sna/gen4: Restore normal state after CA pass and FLUSH_EVERY_VERTEX
By working around the broken shaders, we emitted the CA rectangle in the
middle of a sequence of glyphs and left the state setup for CA. So we
need to reset the pipeline state at the start of every composite blt.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2dff681efe1b89ffe59e5d33979c6e059b72a786
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 08:23:19 2011 +0100
sna/blt: Remove a couple of unused members from its op-state
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fbbd1c9dde3b2fafd8aaebb88daf3c546d86e5a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 08:22:00 2011 +0100
sna/glyphs: Fix glyphs to dst fallback path
commit 3f46c34d534e389f541b5c7987b78981c556d868
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 10 08:20:12 2011 +0100
sna/composite: Tweak setup for the minimal composite extents
Clip the operation extents before passing to the backend to setup the
operation, so that we only need to upload the minimum amount of data
necessary, or avoid tiling etc.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a34caf1e3ded03dca53bbea3432dcd45101460fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 20:45:18 2011 +0100
sna/gradient: Check solid busy status not current domain
We can write into the bo if it has no outstanding requests, whereas we
were checking to see it was last on the gpu instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1638a0a6c0b335dd31def93a9199f7407ae51170
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 16:00:30 2011 +0100
sna/dri: Add a comment to warn about a potential race between DRI clients
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b54c89fbddc7aa72e5f2c5eded44e84bce70b77
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 15:53:11 2011 +0100
sna: Place the pixmap on the DRI dirty list after damaging the shadow copy
In order that we remember to flush the contents back to the GPU
before we wake up the DRI clients, we need to add those dirty
pixmaps to the flushing list. I caught the obvious place, the
central move-to-cpu, but I missed a couple of paths were we
optimise the copy onto the shadow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 190a6786563aadd69f63bb7b509f3edf712e81ef
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 15:13:17 2011 +0100
sna: Periodically reduce the gpu damage (after migrating any cpu damage)
This will prevent the gpu damage list from growing unbounded.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 38d084ee6241527193ba08c6600b6734e1833118
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 14:53:34 2011 +0100
sna: Move !kgem->wedged check down into kgem_can_create_2d
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d1a3bb1467429310f5d17bf6afbf2eeb043ae64d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 14:51:49 2011 +0100
sna: Prefer inactive buffers when creating a bo for a dirty pixmap
As we will immediately attempt to replace it with an inactive when
moving the data to the GPU, short-circuit that replacement.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ee53cc7449de7df294f49d089ff1d6b2e944323
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 13:05:19 2011 +0100
sna: Debugging compile fix
Still not enough coffee this morning.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f59d7d19053fed4e9d6402a5f03bc8a62cb56af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 12:59:59 2011 +0100
sna: Use --enable-debug=full to enable extremely verbose debugging
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 021209d5d3add8b28143611cfad4c5481a2945a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 10:27:12 2011 +0100
sna: Remove the stubs from sna_render.c
These only existed to work around an include order problem, when kgem
was intended to be entirely separable from sna. Moving the function
pointer into kgem simplifies matters.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6141b1aea159759e7e9dcf2561deb9d8c02bd0a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 10:06:08 2011 +0100
sna: Warn after detecting a hung GPU
...and include the instructional error message from uxa.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1786d2ee03a190ebe242ac7b58bed7cc31d66b16
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 09:48:57 2011 +0100
sna/accel: Add debug messages for falling back due to a wedged GPU
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d509d501b09f565fea232947e6f53d54a08749f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 01:03:16 2011 +0100
sna: Tweak retiring old bo
As we check for retirement everytime we wakeup, it is seldom useful to
check again until we know we have invoked an operation that may block.
But when we do check, we do not want to scan the entire active list
looking for flushing candidates, so track those on a separate list.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17be5e2eb41b2ada94954b87c855961003c2fc7c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 9 00:38:29 2011 +0100
sna: Reduce the frequency of the timer interrupts
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d0b09f10242e09adfddbbe6ee1ea39dbf5d1b32d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 8 20:34:57 2011 +0100
sna: Make the device fd non-blocking
So that we can simply query it from each of the Zaphod instances without
blocking. Requires a fixed kernel...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67ed14c5369cfd967f90e5a3e6053c95a48dd16e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 8 19:42:02 2011 +0100
sna/dri: Set bo=NULL to actually detect unknown dri attachment points.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 68755bc5ff830dc5ed6a34b18a1217b7d1003ce4
Author: Chad Versace <chad@chad-versace.us>
Date: Wed Jun 8 18:34:02 2011 +0100
sna/dri: Add support for DRI2BufferStencil and DRI2BufferHiz
Based on Chad's commits 2662db5b and 3daba7e6:
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0030c3aab6172cdb83ca8f1b7b07c7db5915990d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 8 18:31:12 2011 +0100
sna/dri: Drop support for old dri2 versions with incompatible ABI
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 715d466ad44e82b740f5454c41db944863420596
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 8 13:32:59 2011 +0100
sna/dri: valgrindify
Lots of scary warnings found by valgrind.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a62db5b050dee10246c02c72385358acb5e72b56
Author: Chad Versace <chad@chad-versace.us>
Date: Mon May 23 14:23:54 2011 -0700
dri: Add support for DRI2BufferStencil and DRI2BufferHiz
And bump configure.ac to require dri2proto >= 2.6, because
DRI2BufferStencil and DRI2BufferHiz were introduced in that version.
When a client requests DRI2BufferHiz or DRI2BufferStencil,
I830DRI2CreateBuffer() now returns a Y-tiled buffer. The stencil buffer is
handled as a special case due its quirky pitch requirements.
CC: Eric Anholt <eric@anholt.net>
CC: Ian Romanick <idr@freedesktop.org>
CC: Kristian Høgsberg <krh@bitplanet.net
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Signed-off-by: Chad Versace <chad@chad-versace.us>
commit 263daba7e6afb37bd471fdc8dd8e4458da0a45ff
Author: Chad Versace <chad@chad-versace.us>
Date: Sun Jun 5 19:48:19 2011 -0700
dri: Do not create DRI2 buffers for unrecognized DRI2 buffer tokens
Before this commit, if a client were to request an unrecognized DRI2
buffer, such as DRI2BufferStencil, then I830DRI2CreateBuffer() allocated
and returned an X-tiled buffer by accident. The problem was that
unrecognized tokens were caught by the default case of a switch statement.
Now, when given unrecognized DRI2 tokens, I830DRI2CreateBuffers() returns
null.
This shouldn't break older Mesa versions, because they never query (via
DRI2GetBuffersWithFormat) for the drawable's DRI2BufferStencil.
CC: Eric Anholt <eric@anholt.net>
CC: Ian Romanick <idr@freedesktop.org>
CC: Kenneth Graunke <kenneth@whitecape.org>
CC: Kristian Høgsberg <krh@bitplanet.net
Signed-off-by: Chad Versace <chad@chad-versace.us>
commit 038f29c259c1463c0bff12f5f8f0b228c02e45b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 7 19:16:01 2011 +0100
sna/blt: Flush batch before overwrite surface data
A left-over from before the surface was embedded into the tail of the
batch, we were only checking for room against the total size of the
batch buffer. So under the wrong set of circumstances we ended up
overwriting surface data with batch and triggering a GPU hang on gen4+.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 265d94e0aa46b30a3198893544dd3619cc9145de
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 7 14:23:51 2011 +0100
sna: Add zaphod support
Zaphod support is a rudimentary method for creating an Xserver with
multiple screens from a single device. The Device is instantiated, with
a duplication of its resources, as many as required up to a maximum of
the number of its outputs, and each instance is attached to a Screen
and added to the ServerLayout. A Device can be bound to a selection of
outputs using a comma separated list of RandR names.
Note: in general, this is not the preferred solution! And will be
superseded by per-crtc-pixmaps in RandR-1.4.
For example, the following xorg.conf fragment creates an XServer with
two screens, one attached to the LVDS panel on the laptop, and the other
to any external output:
Section "Device"
Identifier "Intel0"
Driver "intel"
BusID "PCI:0:2:0"
Option "ZaphodHeads" "LVDS1"
Screen 0
EndSection
Section "Device"
Identifier "Intel1"
Driver "intel"
BusID "PCI:0:2:0"
Option "ZaphodHeads" "DVI1,VGA1"
Screen 1
EndSection
Section "Screen"
Identifier "Screen0"
Device "Intel0"
EndSection
Section "Screen"
Identifier "Screen1"
Device "Intel1"
EndSection
Section "ServerLayout"
Identifier "default"
Screen "Screen0"
Screen "Screen1"
EndSection
Based on a patch by Ben Skegs <bskeggs@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad5ead8257b7dda84a886461873d87831d43e663
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 7 11:06:52 2011 +0100
sna/gen2: Support covered xrgb sources on 830/845
830/845 cannot directly sample from an x8r8g8b8 source, but if we know
that we are only sampling from within the confines of the source then we
force the alpha channel to one. (Outside of the source we require the
sampler to return a==0.)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 790f90a277ff2a6fbb615b8cd3c06faa0d549c41
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 7 08:18:30 2011 +0100
sna/gen6: Initialise a couple more composite op members for copy_boxes
Valgrind detected that I missed initialised a couple of fields for
use with the generic state emission paths:
==28683== Conditional jump or move depends on uninitialised value(s)
==28683== at 0x83BE646: gen6_get_blend (gen6_render.c:251)
==28683== by 0x83BF769: gen6_emit_state (gen6_render.c:818)
==28683== by 0x83C38ED: gen6_emit_copy_state (gen6_render.c:2280)
==28683== by 0x83C3C89: gen6_render_copy_boxes (gen6_render.c:2356)
==28683== Conditional jump or move depends on uninitialised value(s)
==28683== at 0x83C15C3: gen6_rectangle_begin (gen6_render.c:1458)
==28683== by 0x83C177D: gen6_get_rectangles (gen6_render.c:1502)
==28683== by 0x83C3D16: gen6_render_copy_boxes (gen6_render.c:2363)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4e443cbef589e016d085e8023677f47c1f01a858
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 7 00:24:17 2011 +0100
sna: Add some more debug commentary to render picture source migration
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 367298c5109b47fa4961a60fa3cb454c800f02c3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 23:21:09 2011 +0100
sna: Subtract the Solid RenderFillRectangles from CPU damage
... and so avoid having to move it the GPU, as seen in the wild. It
looks like I will actually need to handle mixed Render/Core operations
on the frontbuffer.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 62e4266b4dc9b5c3d165aca980738fa777a0f259
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 16:20:38 2011 +0100
sna/gen5: Only emit the non-pipelined op after BLT commands
We were always terminating the batch with the non-pipelined op, and not
just at the end of a BLT sequence.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f97157d2e807d6c9acb521ec59757f419e6518b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 10:21:17 2011 +0100
sna/gen2: Replicate alpha for non-CA masks
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8a2fa3a2e3f22e12f363e8ea060c70585156190
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 08:43:34 2011 +0100
sna/gen2: Correct command length for CA LOAD_IMMEDIATE_STATE_1
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a89fc7181b6ccec8ccca2cd4ccab4f180f663656
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 08:39:17 2011 +0100
sna/gen2: Only emit the mask texcoord if there is a mask
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4fb7784e1e1b2b999c0c2420583e9c48eb1127ac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 08:27:17 2011 +0100
sna/gen3: Non-affine texcoords require space for 4 floats not 3.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d9344ab8d04fe4795a3a532c5c0e85dc11ecf968
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 08:25:53 2011 +0100
sna/gen2: Set op->floats_per_vertex
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 741c1101f17bfa379a15178e4760211737fa18cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 08:22:45 2011 +0100
sna/gen2: Enable selection of gen2 only
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c76ec69660bf40de052159f60c16de8fd87341a8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 6 08:02:09 2011 +0100
sna/gen2: The inline primitive takes a length, not a vertex count
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 91424d49373d8117e71441fa3221bd1801171692
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 31 23:29:43 2011 -0700
uxa: Simplify uxa_poly_fill_rect by only clipping once.
Reviewed-by: Keith Packard <keithp@keithp.com>
commit e0066e77e026b0dd0daa0c3765473c7d63aa6753
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 31 23:17:16 2011 -0700
uxa: Simplify Composite solid acceleration for spans by only clipping once.
Unlike the previous commit removing this style of code, the code in
this one was originally wrong, and would fail to clip in the second
pass of clipping when y was > pbox->y2.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=37233
Reviewed-by: Keith Packard <keithp@keithp.com>
commit ace324e4aa27effdd621156eec03f3f87b610732
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 31 23:13:18 2011 -0700
uxa: Simplify BLT solid acceleration for spans filling by only clipping once.
We were clipping each span against the bounds of the clip, throwing
out the span early if it was all clipped, and then walked the clip box
clipping against each of the cliprects. We would expect spans to
typically be clipped against one box, and not thrown out, so we were
not saving any work there. For multiple cliprects, we were adding
work. Only for many spans clipped entirely out of a complicated clip
region would it have saved work, and it clearly didn't save bugs as
evidenced by the many fix attempts here.
Reviewed-by: Keith Packard <keithp@keithp.com>
commit bdb396a44bf64f823a44aafee19b5ec692f1bf5f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 5 19:41:25 2011 +0100
sna: PutImage: Copy straight to GTT if the bo is idle
This saves a copy in the typical PutImage to frontbuffer favoured by
flash. And we also happen to fix a bug if we should be requested to
PutImage outside of the clip region...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 407257570fea1c6456fda47c9fab36c39f169c2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 5 15:33:27 2011 +0100
sna/gen6: Flush the pipeline before effecting a change of blend modes
... also make sure that we flush if we change the blend mode for the CA pass.
Reported-by: Ivan Bulatovic <combuster@archlinux.us>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=37946
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 73167711226f430cc9ef4c27f267655d0edf4622
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 5 14:56:32 2011 +0100
sna: 915gm does not have 128-byte Y-tiling
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0260c4ce32fa4d7ae8c6ee79d5488b0114e96251
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 5 14:39:34 2011 +0100
sna: Fallback if presented with mask under NO_COMPOSITE
Just making sure that the debug paths actually work...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fcbe2d9ee79c936cad3ee86836286dcb280f0047
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 4 18:11:54 2011 +0100
sna/gen4: Flush every vertex for the magic CA pass
gen4 dies hard if it has two rectangles in the pipeline, and despite the
stringent and crippling efforts to prevent us from efficiently using the
GPU, I missed a flush before submitting the CA rectangle.
Reported-and-tested-by: Fryderyk Dziarmagowski <fdziarmagowski@gmail.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=28768
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bcef98af561939aa48d9236b2dfa2c5626adf4cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 8 07:17:14 2011 +0100
sna: Introduce a new acceleration model.
The premise is that switching between rings (i.e. the BLT and
RENDER rings) on SandyBridge imposes a large latency overhead whilst
rendering. The cause is that in order to switch rings, we need to split
the batch earlier than is desired and to add serialisation between the
rings. Both of which incur large overhead.
By switching to using a pure 3D blit engine (ok, not so pure as the BLT
engine still has uses for the core drawing model which can not be easily
represented without a combinatorial explosion of shaders) we can take
advantage of additional efficiencies, such as relative relocations, that
have been incorporated into recent hardware advances. However, even
older hardware performs better from avoiding the implicit context
switches and from the batching efficiency of the 3D pipeline...
But this is X, and PolyGlyphBlt still exists and remains in use. So for
the operations that are not worth accelerating in hardware, we introduce a
shadow buffer mechanism through out and reintroduce pixmap migration.
Doing this efficiently is the cornerstone of ensuring that we do exploit
the increased potential of recent hardware for running old applications and
environments (i.e. so that the latest and greatest chip is actually faster
than gen2!)
For the curious, sna is SandyBridge's New Acceleration. If you are
running older chipsets and welcome the performance increase offered by
this patch, then you may choose to call it Snazzy instead.
Speedups
========
gen3 firefox-fishtank 1203584.56 (1203842.75 0.01%) -> 85561.71 (125146.44 14.87%): 14.07x speedup
gen5 grads-heat-map 3385.42 (3489.73 1.44%) -> 350.29 (350.75 0.18%): 9.66x speedup
gen3 xfce4-terminal-a1 4179.02 (4180.09 0.06%) -> 503.90 (531.88 4.48%): 8.29x speedup
gen4 grads-heat-map 2458.66 (2826.34 4.64%) -> 348.82 (349.20 0.29%): 7.05x speedup
gen3 grads-heat-map 1443.33 (1445.32 0.09%) -> 298.55 (298.76 0.05%): 4.83x speedup
gen3 swfdec-youtube 3836.14 (3894.14 0.95%) -> 889.84 (979.56 5.99%): 4.31x speedup
gen6 grads-heat-map 742.11 (744.44 0.15%) -> 172.51 (172.93 0.20%): 4.30x speedup
gen3 firefox-talos-svg 71740.44 (72370.13 0.59%) -> 21959.29 (21995.09 0.68%): 3.27x speedup
gen5 gvim 8045.51 (8071.47 0.17%) -> 2589.38 (3246.78 10.74%): 3.11x speedup
gen6 poppler 3800.78 (3817.92 0.24%) -> 1227.36 (1230.12 0.30%): 3.10x speedup
gen6 gnome-terminal-vim 9106.84 (9111.56 0.03%) -> 3459.49 (3478.52 0.25%): 2.63x speedup
gen5 midori-zoomed 9564.53 (9586.58 0.17%) -> 3677.73 (3837.02 2.02%): 2.60x speedup
gen5 gnome-terminal-vim 38167.25 (38215.82 0.08%) -> 14901.09 (14902.28 0.01%): 2.56x speedup
gen5 poppler 13575.66 (13605.04 0.16%) -> 5554.27 (5555.84 0.01%): 2.44x speedup
gen5 swfdec-giant-steps 8941.61 (8988.72 0.52%) -> 3851.98 (3871.01 0.93%): 2.32x speedup
gen5 xfce4-terminal-a1 18956.60 (18986.90 0.07%) -> 8362.75 (8365.70 0.01%): 2.27x speedup
gen5 firefox-fishtank 88750.31 (88858.23 0.14%) -> 39164.57 (39835.54 0.80%): 2.27x speedup
gen3 midori-zoomed 2392.13 (2397.82 0.14%) -> 1109.96 (1303.10 30.35%): 2.16x speedup
gen6 gvim 2510.34 (2513.34 0.20%) -> 1200.76 (1204.30 0.22%): 2.09x speedup
gen5 firefox-planet-gnome 40478.16 (40565.68 0.09%) -> 19606.22 (19648.79 0.16%): 2.06x speedup
gen5 gnome-system-monitor 10344.47 (10385.62 0.29%) -> 5136.69 (5256.85 1.15%): 2.01x speedup
gen3 poppler 2595.23 (2603.10 0.17%) -> 1297.56 (1302.42 0.61%): 2.00x speedup
gen6 firefox-talos-gfx 7184.03 (7194.97 0.13%) -> 3806.31 (3811.66 0.06%): 1.89x speedup
gen5 evolution 8739.25 (8766.12 0.27%) -> 4817.54 (5050.96 1.54%): 1.81x speedup
gen3 evolution 1684.06 (1696.88 0.35%) -> 1004.99 (1008.55 0.85%): 1.68x speedup
gen3 gnome-terminal-vim 4285.13 (4287.68 0.04%) -> 2715.97 (3202.17 13.52%): 1.58x speedup
gen5 swfdec-youtube 5843.94 (5951.07 0.91%) -> 3810.86 (3826.04 1.32%): 1.53x speedup
gen4 poppler 7496.72 (7558.83 0.58%) -> 5125.08 (5247.65 1.44%): 1.46x speedup
gen4 gnome-terminal-vim 21126.24 (21292.08 0.85%) -> 14590.25 (15066.33 1.80%): 1.45x speedup
gen5 firefox-talos-svg 99873.69 (100300.95 0.37%) -> 70745.66 (70818.86 0.05%): 1.41x speedup
gen4 firefox-planet-gnome 28205.10 (28304.45 0.27%) -> 19996.11 (20081.44 0.56%): 1.41x speedup
gen5 firefox-talos-gfx 93070.85 (93194.72 0.10%) -> 67687.93 (70374.37 1.30%): 1.37x speedup
gen4 evolution 6696.25 (6854.14 0.85%) -> 4958.62 (5027.73 0.85%): 1.35x speedup
gen3 swfdec-giant-steps 2538.03 (2539.30 0.04%) -> 1895.71 (2050.62 62.43%): 1.34x speedup
gen4 gvim 4356.18 (4422.78 0.70%) -> 3276.31 (3281.69 0.13%): 1.33x speedup
gen6 evolution 1242.13 (1245.44 0.72%) -> 953.76 (954.54 0.07%): 1.30x speedup
gen6 firefox-planet-gnome 4554.23 (4560.69 0.08%) -> 3758.76 (3768.97 0.28%): 1.21x speedup
gen3 firefox-talos-gfx 6264.13 (6284.65 0.30%) -> 5261.56 (5370.87 1.28%): 1.19x speedup
gen4 midori-zoomed 4771.13 (4809.90 0.73%) -> 4037.03 (4118.93 0.85%): 1.18x speedup
gen6 swfdec-giant-steps 1557.06 (1560.13 0.12%) -> 1336.34 (1341.29 0.32%): 1.17x speedup
gen4 firefox-talos-gfx 80767.28 (80986.31 0.17%) -> 69629.08 (69721.71 0.06%): 1.16x speedup
gen6 midori-zoomed 1463.70 (1463.76 0.08%) -> 1331.45 (1336.56 0.22%): 1.10x speedup
Slowdowns
=========
gen6 xfce4-terminal-a1 2030.25 (2036.23 0.25%) -> 2144.60 (2240.31 4.29%): 1.06x slowdown
gen4 swfdec-youtube 3580.00 (3597.23 3.92%) -> 3826.90 (3862.24 0.91%): 1.07x slowdown
gen4 firefox-talos-svg 66112.25 (66256.51 0.11%) -> 71433.40 (71584.31 0.14%): 1.08x slowdown
gen4 gnome-system-monitor 5691.60 (5724.03 0.56%) -> 6707.56 (6747.83 0.33%): 1.18x slowdown
gen3 ocitysmap 3494.05 (3502.44 0.20%) -> 4321.99 (4524.42 2.78%): 1.24x slowdown
gen4 ocitysmap 3628.42 (3641.66 9.37%) -> 5177.16 (5828.74 8.38%): 1.43x slowdown
gen5 ocitysmap 4027.77 (4068.11 0.80%) -> 5748.26 (6282.25 7.38%): 1.43x slowdown
gen6 ocitysmap 1401.61 (1402.24 0.40%) -> 2365.74 (2379.14 4.12%): 1.69x slowdown
[Note the performance regression for ocitysmap comes from that we now
attempt to support rendering to and (more importantly) from large
surfaces. By enabling such operations is the only way to one day be
faster than purely using the CPU, in the meantime we suffer regression
due to the increased migration and aperture thrashing. The other couple
of regressions will be eliminated with improved span and shader support,
now that the framework for such is in place.]
The performance increase for Cairo completely overlooks the other
critical aspects of the architecture:
World of Padman:
gen3 (800x600): 57.5 -> 96.2
gen4 (800x600): 47.8 -> 74.6
gen6 (1366x768): 100.4 -> 140.3 [F15]
144.3 -> 146.4 [drm-intel-next]
x11perf (gen6);
aa10text: 3.47 -> 14.3 Mglyphs/s [unthrottled!]
copywinwin10: 1.66 -> 1.99 Mops/s
copywinpix10: 2.28 -> 2.98 Mops/s
And we do not have a good measure for how much improvement the reworking
of the fallback paths give, except that xterm is now over 4x faster...
PS: This depends upon the Xorg patchset "Remove the cacheing of the last
scratch PixmapRec" for correct invalidations of scratch Pixmaps (used by
the dix to implement SHM operations, used by chromium and gtk+ pixbufs.
PPS: ./configure --enable-sna
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 340cfb7f5271fd1df4c8948e5c9336f5b69a6e6c
Author: Diego Elio Pettenò <flameeyes@gmail.com>
Date: Sun May 15 02:17:32 2011 +0200
build: do not use AC_CHECK_FILE to find the header files.
Using AC_CHECK_FILE will cause cross-builds to fail picking the right file;
instead use compile/preprocessor checks properly, and check for
xf86driproto earlier.
Reviewed-by: Rémi Cardona <remi@gentoo.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9d6e02a135efdea1d169d1938359ab2b553e941c
Author: Adam Jackson <ajax@redhat.com>
Date: Tue May 10 15:27:45 2011 -0400
Remove the memory of Option "AccelMethod"
Signed-off-by: Adam Jackson <ajax@redhat.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 895a46e8ff70195c1a4bdccbeb652e330376f64a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 10 20:38:25 2011 +0100
dri: Flush the batch after a DRI swap/copy event
To minimise lag in those every so critical games, we want to ensure that
the copy happens as soon as it is received, so we need to flush the
batch after processing a swap event and before we go to sleep.
References: https://bugs.freedesktop.org/show_bug.cgi?id=37068
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0b4ca9313cc7eb4845cf7f4e87c869c0c6d6ff0d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 10 20:36:10 2011 +0100
video: Flush the batch on the next blockhandler after queuing
In order to avoid video lag and jerky playback we need to ensure that
any queued video is flushed before we go to sleep.
Fixes regression from 6f104189bb.
Reported-and-tested-by: Edward Sheldrake <ejsheldrake@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=37068
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bb8bf2a28bcb5e838bf4bb7e80ce220d28540719
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 10 14:35:02 2011 +0100
Correct chipset detection for Q33, Q35, B43_G1
Everytime we update these tables we trip over this bit of marketing
genius.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fd1ebd44fb72e7bdf57d00f8941cd6110a529cac
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 10 07:30:58 2011 +0100
module: Adopt IVB's more detailed naming convention for SNB
This should fix the seven-fold repetition of "SandyBridge" in the list
of supported chipsets during start-up... And be more useful in bug
reports!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9811bb777dfc51af19836175645400489f7d991
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 10 07:28:23 2011 +0100
Whitespacing cleanup for intel_module.c
Bring intel_module.c into line with the kernel whitespacing rules abided
by everywhere else in the tree.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 79e59fb2a047b1e733a7b0dee608db3311391725
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 6 12:40:12 2011 -0700
Add support for Ivybridge chipset.
This gets display and 2D blit acceleration up and running. No Render
acceleration is provided yet.
commit 792738adfc5164d30358f045875dfc9b199a46da
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 6 13:14:25 2011 -0700
Remove the static list of PciChipset and construct it from SymTabRec instead.
This is one less place the new hardware enabler has to spam the
chipset in. The PciChipset is just a match structure from PciId to
the SymTabRec entry token, and our SymTabRec entry tokens are just the
PciId, so it's trivial to construct.
Acked-by: Kenneth Graunke <kenneth@whitecape.org>
commit 583e80dfa12d6c73fc677c81cb605a07b2768979
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 6 13:00:53 2011 -0700
Use the existing deviceID -> name mapping in SymTabRec instead of duping it.
We need to have this array anyway for the xf86 interfaces, apparently,
so just store the name in one location. This drops the i852/i855
subdevice distinction in the name printed, but I haven't seen us ever
care about that.
Acked-by: Kenneth Graunke <kenneth@whitecape.org>
commit adf7bbd3a8758de6cdecbace42e399dd27188497
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 6 12:56:53 2011 -0700
Store the chipset info struct in the PCI match struct, instead of a switch().
Acked-by: Kenneth Graunke <kenneth@whitecape.org>
commit 3145530feed879082bcfab11ffc8e7fd0911c920
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 7 19:51:04 2011 +0100
Ensure that the partial batch is flushed upon the blockhandler
Currently, we require that a batch containing a dirty bo be submitted
before we mark the device as requiring a flush. So if we never submit a
batch between block handlers, we can end up sleeping without ever
flushing either the partial batch or the rendering to the scanout.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=36776
Tested-by: Vasily Khoruzhick <anarsoul@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67e5a74e997f199327f9115c7ba867df3c49da8d
Author: Paul Menzel <paulepanter@users.sourceforge.net>
Date: Fri Apr 22 15:09:12 2011 +0200
NEWS: fix typo (s/2.14/2.15/) to match corresponding release
Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0944e2d5749f5122cd9802c4a2421106fa829ea4
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Apr 20 11:39:55 2011 -0700
Add basic 30 bit depth support
Still need to handle video and gamma correction, but this gets the
display up and running at 30 bit depth if the kernel and display support
it.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 1d102cc6ed21d1c4afa47800eecd24b9d663f689
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 12 13:48:38 2011 +0100
Use SwapbuffersWait config option to control waiting on fullscreen swaps
As fullscreen swaps were going via a different path to the swapping of
ordinary windows, we were no longer honouring the xorg.conf option to
disable swapbuffer waiting.
This changes the code to only use pageflipping if the Option
"SwapbuffersWait" is set to "TRUE" (default).
Jesse's comment was that this should be superseded by actually
supporting asynchronous page flips. As we are missing kernel and dix level
support for that, in the meantime honour the config option.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Jesse Barnes <jbarnes@virtuousgeek.org>
Cc: Kristian Høgsberg <krh@bitplanet.net>
commit c9fb69cb2502917dfb2828c90802de7766072899
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 17 10:42:05 2011 +0100
i965/video: We need 150 dwords of space for video state emission
(Actually around 131, with additional 10% just for safety.)
Reported-by: Modestas Vainius <geromanas@mailas.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=36319
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a51cd83d25f2f9f2107219d5671194f931601244
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Apr 17 10:36:26 2011 +0100
intel: Beware the unsigned promotion when checking for batch overflows
Reported-by: Modestas Vainius <geromanas@mailas.com>
References: https://bugs.freedesktop.org/show_bug.cgi?id=36319
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 030aa3d13643a0acb7126fa1fa6c5a8eac134639
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 14 10:25:21 2011 +0100
NEWS: typo.
Spotted too late...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e425b30e12b11dbf51eea1d3366e3372f8b93af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 14 10:16:03 2011 +0100
configure,NEWS: 2.15.0 release
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 686018f283f1d131073ef5917213e6a8ac013f26
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 12 08:23:04 2011 +0100
Turn relaxed-fencing off by default for older (pre-G33) chipsets
There are still too many unresolved bugs, typically GPU hangs, that are
related to using relaxed fencing (i.e. only allocating the minimal
amount of memory required for a buffer) on older hardware, so turn off
the feature by default for the release.
Reported-and-tested-by: Knut Petersen <Knut_Petersen@t-online.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=36147
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Acked-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 3d2b79098ccb3fed86be66f619f4ed338741d454
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 11 15:20:16 2011 +0100
dri: Rearrange code to compile against xorg-server-1.7
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4fa35dd5e13a58070220f787fc0678f1c679808d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 11 10:44:55 2011 +0100
NEWS: version bump for 2.14.903 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 97e9557619e58ef769eb7cbf1a03fbd52be7f2ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 8 13:38:48 2011 +0100
intel: Restore manual flush for old kernels
Daniel Vetter pointed out that the automagic flush by the kernel for the
busy-ioctl was only introduced upstream in 2.6.37. So we still need to
manually emit a flush on old kernels.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fb40bf2b33a6d26f0e6a4e5798d10c905faa8aad
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Fri Apr 8 12:37:35 2011 +0200
Tell users to grab i915_error_state on gpu hangs
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 59ed6b05db99d7e5144f4f8499c67cee9b833673
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 7 15:28:46 2011 +0100
Revert "i965: Convert to relative relocations for state"
This reverts commit d2106384be6f9df498392127c3ff64d0a2b17457.
Breaks compiz (but not mutter/gnome-shell) on gen6. Not sure if this is
not seem deep interaction issue with multiple clients sharing the GPU or
just with compiz, but for now we have to revert and suffer the inane
performance hit. It looks suspiciously like another deferred damage
issue...
Bugzilla: 51a27e88b073cff229fff4362cb6ac22835c4044
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 25521900df11bc71020ee80db2223f979bec5ec6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 7 15:09:30 2011 +0100
gen6: Invalidate texture cache
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad22003033eb502474ae538a97e3b42cf8f83880
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 7 10:29:40 2011 +0100
i965: Avoid transform overheads for vertex emit where possible
Minor improvement as the bottlenecks lie elsewhere. But it was annoying me.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 007c2f86cbb386861a1f711786523657f92e12cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Apr 7 09:53:34 2011 +0100
i965: Refactor to use constant sampler_state offsets
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8dc99b305a514dcd42c4260698e685a66dc95518
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 22:30:29 2011 +0100
i965: Reset vertex_id after every batch
So that we always remember to re-emit the initial vertex elements state.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5982ed4da12a964351029c6f786348a11e33dc81
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 19:32:43 2011 +0100
i965: Always update last_floats_per_vertex
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f104189bb9439ab0e05f04d4be020813eb04bf9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 19:21:10 2011 +0100
Take advantage of the kernel flush for dirty bo in the busy ioctl
Rather than just creating and submitting a batch that simply contains a
flush in order to periodically ensure that rendering reaches the
scanout, we can simply ask the kernel whether the scanout is busy. The
kernel will then submit a flush on our behalf if it is dirty, which
takes advantage of the kernel's dirty state tracking.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 314439860e595c473d168c0cafb2b5b49b7fef30
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 17:20:04 2011 +0100
Remove unused function 'intel_bo_alloc_for_data'
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ced747cefb5e697e6caa65296dff728904f52b93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 17:13:50 2011 +0100
Remove the unnecessary MI_FLUSH from the flush handler
The kernel will emit any required flushes between the dri client and the
ddx, and we do not rely on the MI_FLUSH here for scanout.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 79444291a39c42039192a5baa3a71d52300cf4ee
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 16:34:58 2011 +0100
i965: segregate each vertex element into its own buffer
Reduce the number of relocations emitted by only emitting one relocation
per vertex element per vertex buffer.
References: https://bugs.freedesktop.org/show_bug.cgi?id=35733
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2106384be6f9df498392127c3ff64d0a2b17457
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 4 12:33:04 2011 +0100
i965: Convert to relative relocations for state
References: https://bugs.freedesktop.org/show_bug.cgi?id=35733
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 972569f6fd1e14519f46e9f50d2509faf1d0aa55
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 25 10:46:14 2011 +0000
MI_LOAD_SCAN_LINES_INCL are inclusive and range [0, display height-1]
We have seen GPU hangs with:
batchbuffer at 0x0f9b4000:
0x0f9b4000: 0x09000000: MI_LOAD_SCAN_LINES_INCL
0x0f9b4004: 0x00000300: dword 1
0x0f9b4008: 0x09000000: MI_LOAD_SCAN_LINES_INCL
0x0f9b400c: 0x00000300: dword 1
0x0f9b4010: 0x01820000: MI_WAIT_FOR_EVENT
0x0f9b4014: HEAD 0x02000006: MI_FLUSH
on a 1366x768 display. That according to the specs an invalid command
for the pipe.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=35576
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 537a836dd6db384d53b52eb457a7d257c440217f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Apr 1 07:10:25 2011 +0100
946GZ is a 965G!
Sales & Marketing score another victory in confusing me.
Bugzila: https://bugs.freedesktop.org/show_bug.cgi?id=35854
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 630d77bf10ba6234bb9c04538636f7d8aa319aea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 30 07:24:42 2011 +0100
Add a DRI2SwapEventPtr typedef for retro xservers
Because people are still trying to build upon our solid historical
foundations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f660df2cb44b310740ed850037ff37891b671f28
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 29 18:02:24 2011 +0200
Cleanup gen2 tiling confusion
A tile on gen2 has a size of 2kb, stride of 128 bytes and 16 rows.
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit a2c8442fcb29ef2d0df41518952a2d8df1671070
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 29 11:38:45 2011 +0100
configure: version bump for 2.14.902 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f2680793952876c89796174bed53c824fe6d1cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 29 11:38:18 2011 +0100
NEWS: Entry for 2.14.902 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ccbec801e9ee32fc110db730dfec674a94dea21
Author: Keith Packard <keithp@keithp.com>
Date: Thu Mar 24 11:06:57 2011 -0700
Recover from i830_dri2_add_frame_event out-of-memory condition
If adding either the frame or client resources fails, we need to clean
up afterwards properly.
First, add_frame_event needs to internally clean up after itself by
undoing any partial execution. Second, the callers need to look at the
return value and free the swap/flip info structure when necessary.
Signed-off-by: Keith Packard <keithp@keithp.com>
Reviewed-by: Julien Cristau <jcristau@debian.org>
commit ec133abc4bd8caba15ed54e18621b816afb06981
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 24 15:32:50 2011 +0000
Use the per-generation batch context switch for atomic sequences
A modest boost to throughput and reduction in CPU overhead from
not flushing the batch on every transition from BLT to RENDER.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86f23f21ab57fcbc031bcd2b8f432a08ff4cc320
Author: Keith Packard <keithp@keithp.com>
Date: Wed Mar 23 17:07:49 2011 -0700
Skip client and drawable resource delete calls when deleting frame event
As the frame_event is about to be freed, there's no point in cleaning
up references to the drawable and client.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit e1ff5182304e00c0d392092069422cae7626cf8d
Author: Keith Packard <keithp@keithp.com>
Date: Wed Mar 9 17:00:41 2011 -0800
Handle drawable/client destruction in pending swaps/flips
A pending swap or flip holds references to drawables and clients which
become invalid when destroyed. Add suitable resources to the database
to track those lifetimes and clean up the pending data structure then.
Later, when the pending swap or flip occurs, handle a missing drawable
by just discarding the flip or swap. Handle a missing client by not
sending an event or reply.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit aa0328f342177e33f9c863531712eaa4577b5f2b
Author: Keith Packard <keithp@keithp.com>
Date: Wed Mar 9 16:23:22 2011 -0800
dri2: Make DRI2FrameEvent public and use instead of void *
Instead of using void * for all of the flip_info and swap_info
pointers, just make the underlying structure a public data type and
use that.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ee740778f5d5355c04f6fc4564f598993b106d62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 16 08:37:24 2011 +0000
i915/video: Clip indirect Xv output
In the case of a singular clip box and rendering onto the front buffer
larger than 2048, the clip extents were being ignored. Here we can
simply reduce the size of the indirect pixmap to the clip extents.
Reported-by: Michael Chang <mchang@novell.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=35346
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 014fc7abb7b2cc2110e3ab9a0bd6f7cff2c64c05
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 9 17:10:50 2011 +0000
dri: Disable page-flip between a tiled buffer and a linear scanout
Keith Packard pointed out a loophole that could cause the DDX to end up
with a tiled scanout even if the user required a linear framebuffer;
that is by using page-flipping we could replace the scanout pixmap with
another of our choosing, and not necessarily tiled.
Close that loophole by only allowing an exchange of buffers between
identical tiling modes. For the common case, this is fine since they
will indeed be allocated with the same tiling. For the linear
framebuffer case with mesa using a tiled pixmap, we force it to blit
onto the scanout instead.
Reported-by: Keith Packard <keith.packard@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 049ce4397ddf7fd088ce364cbb53cacf5133176f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 9 08:27:02 2011 +0000
Give each user of tiling separate xorg.conf options
So that you can indeed allocate a linear framebuffer if you so desire
without breaking mesa.
Adds:
Section "Driver"
Option "LinearFramebuffer" "False|True" # default false
EndSection
to xorg.conf
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0bb1a5f19e09dc553761ddd90bf6319eab94a597
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 9 08:26:44 2011 +0000
Update priv->stride after bo reallocation
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 34f9a3335f96b16ef9df6213eb0a586c94f8f05b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 2 17:46:19 2011 +0000
configure: Bump for 2.14.901 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 057783937d7a42a766d0e45174c4c2dc0ffacd40
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 2 17:45:43 2011 +0000
NEWS: Add entry for 2.14.901 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e889d3a709b55a0731ab098b17a3364b9bf39387
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Feb 27 10:51:50 2011 +0000
dri: Protect against destroying a foreign DRI drawable
I have no clue as to how such an alien drawable reached us, but we have
the evidence of a segfault to say it can happen.
Reported-by: Bernie Innocenti <bernie@codewiz.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34787
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d21d781466785c317131a8a57606925867265dc8
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Feb 22 18:31:44 2011 +0100
Fix relaxed tiling on gen2
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 9599fde65a0d8b7e7c85199346f7b620bdd8388d
Author: Bryce Harrington <bryce@canonical.com>
Date: Tue Feb 15 22:30:18 2011 -0800
Quell excessively verbose vblank counter failed error messages
Certain error situations can result in the following printed to
Xorg.0.log at a high enough rate to make log file size a problem.
(WW) intel(0): I830DRI2GetMSC:1062 get vblank counter failed: Invalid argument
(WW) intel(0): I830DRI2ScheduleWaitMSC:1118 get vblank counter failed: Invalid argument
Following in the tradition of commit 0ad6d6e1, limit the warnings to be
output 5 times, then quell the remainder.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34322
Ref.: https://bugs.launchpad.net/ubuntu/+source/xserver-xorg-video-intel/+bug/710594
Signed-off-by: Bryce Harrington <bryce@canonical.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ca595e9d533019b241666d29b421c7b36f9647a
Author: Adam Jackson <ajax@redhat.com>
Date: Thu Feb 17 15:26:35 2011 -0500
Fix IGD and IGDNG constants to be comprehensible
Since, with GPU-on-package, it's hard to talk about a model number for
a specific chipset like 855GM, just use the platform names.
Signed-off-by: Adam Jackson <ajax@redhat.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4c66b28870b050493ad96f7b0fe2d70d7ee539c7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 17 16:48:24 2011 +0000
uxa: Fallback if the temporary is too large
If the render operation requires a temporary source Picture and the
operation is large, larger than the maximum permitted bo, then we will
fail to allocate the bo. In this case, we need to fallback and perform
the operation on the CPU rather than dereference a NULL bo.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34399
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23f9b14df7c102c1036134835dd5d1a508059858
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Feb 12 10:42:34 2011 +0000
i965: Remove broken maximum base addresses from video
WRONG.
The hardware was never limited to 0x1000000 and the kernel can quite
rightly place objects above that limit. Specifying such had no relation
to reality, so why did we do it? TWICE!
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=34017
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9184af921bc2f332fcb6c9b47001414378eab8e2
Author: Javier Jardón <jjardon@gnome.org>
Date: Wed Feb 9 00:36:37 2011 +0000
Update autotools configuration
Use new libtool syntax and silent-rules to silent
the build output a bit (linux-like)
commit 6e721e098b9181e8e77e314f966729d28e705582
Author: Bryce Harrington <bryce@canonical.com>
Date: Fri Feb 4 00:15:13 2011 -0800
Check return value of uxa_acquire_solid() since it can return NULL
uxa_acquire_solid returns NULL under OOM. Thus the value of solid
must be checked before dereferencing it in the uxa_get_offscreen()
call.
Signed-off-by: Bryce Harrington <bryce@canonical.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit da990536eca09c6de74627541cd56ecfad925eda
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Feb 3 09:41:48 2011 +0000
uxa: Undo damage translation before appending
The region is used to paint onto the backing pixmap (and thus
translated) prior to being passed to the damage layer (wrt to the
drawable). So the local translation needs to be undone first.
Identified by Christopher James Halse Rogers.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=33650
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce1e0969058f8c70b624bc85bb8d6698a35794d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 31 20:27:26 2011 +0000
Rename 'intel' backlight to match upstream name in 2.6.38
(Just waiting for libbacklight to bring sanity...)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 80f59c8a4f51ccc27653a2de2dee2563b1e911f1
Author: Cyril Brulebois <kibi@debian.org>
Date: Mon Jan 31 06:22:39 2011 +0100
xvmc: Stop using uninitialized variable.
The actual code was removed in 5f64122551, where the get_surface_status
driver callback was dropped. Just return Success if there were no issues
with the parameter.
Get rid of the following with CFLAGS="-Wall -Werror":
| CC intel_xvmc.lo
| cc1: warnings being treated as errors
| intel_xvmc.c: In function ‘XvMCSyncSurface’:
| intel_xvmc.c:677: error: ‘ret’ may be used uninitialized in this function
| intel_xvmc.c:672: note: ‘ret’ was declared here
Signed-off-by: Cyril Brulebois <kibi@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86284abafbe1364f82509d2656c82ba11cdce6cc
Author: Cyril Brulebois <kibi@debian.org>
Date: Mon Jan 31 06:22:38 2011 +0100
xvmc: Silence gcc, adding a cast to work around signedness issues.
Both exported XvMCPutSlice/XvMCPutSlice2 functions have a prototype with a
parameter whose signedness differs from the one in the put_slice/put_slice2
functions they call. Make it unsigned through a cast.
Get rid of this accordingly with CFLAGS="-Wall -Werror":
| CC intel_xvmc.lo
| cc1: warnings being treated as errors
| intel_xvmc.c: In function ‘XvMCSyncSurface’:
| intel_xvmc.c:677: error: ‘ret’ may be used uninitialized in this function
| intel_xvmc.c:672: note: ‘ret’ was declared here
Signed-off-by: Cyril Brulebois <kibi@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit fc2eb64d7a184770ccd708a5b2337a538ca2b9db
Author: Cyril Brulebois <kibi@debian.org>
Date: Mon Jan 31 09:59:04 2011 +0000
xvmc: Silence gcc, add parentheses around arithmetic.
Get rid of those accordingly with CFLAGS="-Wall -Werror":
| CC i915_xvmc.lo
| cc1: warnings being treated as errors
| i915_xvmc.c: In function ‘i915_mc_one_time_state_emit’:
| i915_xvmc.c:369: error: suggest parentheses around arithmetic in operand of ‘|’
| i915_xvmc.c:374: error: suggest parentheses around arithmetic in operand of ‘|’
| i915_xvmc.c:379: error: suggest parentheses around arithmetic in operand of ‘|’
| i915_xvmc.c: In function ‘i915_mc_load_indirect_render_emit’:
| i915_xvmc.c:708: error: suggest parentheses around arithmetic in operand of ‘|’
| i915_xvmc.c:713: error: suggest parentheses around arithmetic in operand of ‘|’
Signed-off-by: Cyril Brulebois <kibi@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1b9349bceb9172d9bf01638b2df10b9b79e883b4
Author: Cyril Brulebois <kibi@debian.org>
Date: Mon Jan 31 06:22:36 2011 +0100
xvmc: Silence gcc, add parentheses around assignment.
Get rid of the following with CFLAGS="-Wall -Werror":
| CC intel_xvmc_dump.lo
| cc1: warnings being treated as errors
| intel_xvmc_dump.c: In function ‘intel_xvmc_dump_open’:
| intel_xvmc_dump.c:41: error: suggest parentheses around assignment used as truth value
Signed-off-by: Cyril Brulebois <kibi@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae8877e30707cae586565b4deee4c7fd9ac7d3ed
Author: Cyril Brulebois <kibi@debian.org>
Date: Mon Jan 31 06:22:35 2011 +0100
xvmc: Get rid of unused variables.
Signed-off-by: Cyril Brulebois <kibi@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8bd6a7149fcb5f9ed6580dc2aa0180874938a1ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jan 29 12:04:09 2011 +0000
Enable conditional compilation of asserts
With '--disable-debug' we define NDEBUG and so disable the asserts, that
is we continue to default to compiling asserts into the code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a5a1ab7bbc58ec884cd0b90fe7139f402291b92f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 28 17:20:06 2011 +0000
i915: Remove unused 'w' and 'h'
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c9b3225d8c7b53e2d921705dbb069710abcea5d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 28 17:19:39 2011 +0000
i915: Remove unused 'num_floats' variable
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c6dc27562abbc8ca9e873ad502ca49ae010461d2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 24 20:25:27 2011 +0000
uxa: Only recreate the glyph cache on *generational* updates
The screen resources are recreated when the screen is rotated as well,
without being finalized. In this case, we do not need to reconstuct the
cache (or if we did, we would need to tear it down first).
Reported-by: Till Matthiesen <entropy@everymail.net>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=33412
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5baa63c634990810a66c3150b4f2b76fcee2df38
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Jan 21 08:45:52 2011 +0800
Fix an error in 4c4ad555564a80311df1a4b762eb1e119c6d95fb.
See the original patch at https://bugs.freedesktop.org/show_bug.cgi?id=24767
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 3e28a0c0b43823d3104fe8fc50b5994b41fc0cc1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jan 20 15:07:26 2011 +0000
Create the UXA generational resources during screen create
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4c4ad555564a80311df1a4b762eb1e119c6d95fb
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Jan 19 15:25:06 2011 +0000
Correct offset of planes within clipped window
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=24767
Reported-and-tested-by: Sitsofe Wheeler <sitsofe@yahoo.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5a22bc999de8555f26c639eaffbe73b680746174
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 17 11:32:37 2011 -0800
Quiet compiler warning about is_affine_src same way we do is_affine_mask.
commit 3a2a4b0784f0fc96a5457b18931471f15ad745fc
Author: Simon Farnsworth <simon.farnsworth@onelan.co.uk>
Date: Mon Jan 17 17:38:23 2011 +0000
Fix textured video when destination is larger than screen
In our application, the screen is never rotated from the point of view
of the driver; instead, the compositor applies a suitable rotation as
it composites the display. This works fine on 945, but on 965, videos
are limited in height to the actual height of the screen.
Change various bits of code so that we use the width and height of the
destination pixmap instead of the width and height of the virtual
screen. This works correctly both for XVideo to offscreen storage
(CompositeRedirect) and for XVideo to the screen (no compositor).
commit fd9235ebe03a01982238cdd6e8b55f613e14b6af
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:58:36 2010 +0000
Delete unused memory allocation flags.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 03248a798409ca4dd1caf5e25a3d5f5a80173260
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:57:01 2010 +0000
Cache the fixed crtc<->pipe relationship
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00a2aee38dc5cbbd4907a593fa8d617f5a20292e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:50:33 2010 +0000
Remove unused I830Output
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a851879695c48e88d421b053a78f867d9902273f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:48:26 2010 +0000
Remove bitrotted, but fortunately unused, I830CrtcPrivate
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8a5d7737e014e99943b947d088a4f9f1b465d46
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:37:47 2010 +0000
Delete some dead code
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 968151898b807b06953b2f4170ac02889f16c8dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:18:25 2010 +0000
Remove unused GTT/Map sizes and addresses
These have been made obsolete by KMS and GEM.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 19b5817a54d4a17161340ada9bf20027644ff074
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 00:15:31 2010 +0000
Remove unused struct _intel_memory definition
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 40a7bde9140c0ae6412b8f916b1455d44e2af6cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 7 23:46:07 2011 +0000
configure: version bump for 2.14.0
commit 8ecbba2aca657da3894eb77e856ac2d4e9efc0cc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jan 7 23:45:06 2011 +0000
NEWS: Release notes for 2.14.0
commit 22d7b61791c382088a6c0df5dce3a15405d6c495
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 4 12:32:01 2011 +0000
i965: Fix off-by-one in assert
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a7c7a9108f76aa312f3d5efa466052b914c81484
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 4 10:53:30 2011 +0000
configure: version bump for 2.13.903 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3fbecf34630c3588618900afdfbd9a4266856178
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jan 4 10:52:44 2011 +0000
NEWS: Add entry for 2.13.903
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90538ecfff9c324d61419f451d41d26ab026f232
Author: U. Artie Eoff <ullysses.a.eoff@intel.com>
Date: Tue Dec 21 17:42:38 2010 -0700
configure: suggest upstream to find macros in case they're missing.
added upstream suggestion to error message in case xorg macros or
xserver macros are missing. removed package manager references in
suggestion since these are 'user' and/or 'distribution' preferences.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6d50f5a140dbefdf86eb25d18d08473aa7e42acc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 3 23:06:14 2011 +0000
If the crtc is not enabled, then it can't be on
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 145c42a101c3150fb1e2cae8a1780b26e8b56f42
Author: Adam Jackson <ajax@redhat.com>
Date: Mon Jan 3 17:52:27 2011 -0500
dri2: Fix interlace computation
scrn->currentMode is a hack for xf86vidmode and in general is wrong for
RANDRful drivers. Use the mode on the associated CRTC instead.
Signed-off-by: Adam Jackson <ajax@redhat.com>
[ickle: crtc->mode is a ModeRec not Ptr]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b0d10ff04a24a951256a79710ba22b325b549ba4
Author: Adam Jackson <ajax@redhat.com>
Date: Mon Jan 3 17:52:26 2011 -0500
xv: Fix interlace computation
scrn->currentMode is a hack for xf86vidmode and in general is wrong for
RANDRful drivers. Use the mode on the associated CRTC instead.
Signed-off-by: Adam Jackson <ajax@redhat.com>
[ickle: crtc->mode is a ModeRec]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ad6d6e1a678de7d8c2d4cd7c734887e1deb2f9b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 3 16:52:07 2011 +0000
dri: Only issue a warning for an "impossible" flip return 5 times
As it appears that some kernels do indeed return the "wrong" value,
issuing a warning 60 times a second is a cruel and unusual punishment.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=32680
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d729ef02f2955f7476df4c65403bc1f8e705b780
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 2 09:11:10 2011 +0000
dri: Don't wait upon a NULL current mode
There is a race condition between the dri swapbuffers code and
hotplugging whereby we might attempt to execute a wait upon a
non-existent output. This causes a NULL dereference and a loud crash.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=32770
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 537fa55ed2449e91f3dd1e04abc720c6818d7227
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 2 09:06:28 2011 +0000
dri: Fix the use of the uninitialised bo for flink
Reported-by: Jeff Chua <jeff.chua.linux@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dbc542b9d38ff9781efcdf1d5308e97f04499138
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 31 23:29:05 2010 +0000
dri: Protect against using dri with an non-gem pixmap
Reported-by: Jeff Chua <jeff.chua.linux@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 53fbc9f1760ee481cba1f6dceb9e7c97282a2976
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 30 15:32:40 2010 +0000
Don't replace the scanout bo through PutImage
As the bo may be pinned for either use by the scanout or through sharing
with another application, under those circumstances we cannot replace
the bo itself but must force the blit for PutImage.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=31367
Reported-and-tested-by: Bjørn Mork <bjorn@mork.no>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7667ad8432c032aec3a2aa004fc4dfc1877971b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 24 09:42:29 2010 +0000
dri: Differentiate identical "get vblank failed" messages with line no
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 875d4828352c501ec5d0169735fb078807e76f2e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 23 19:36:12 2010 +0000
i830: amalgamate consecutive composites into a single primitive
Improve aa10text on i845 from 218kglyphs/s to 234kglyphs/s
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 58d9912e447cf6e29b20747b5ed6ee595687ce8d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 22 13:50:53 2010 +0000
Remove the deprecated function 'XNFprintf'
As we know the maximum length of the string, we can replace our single
usage of XNFprintf with snprintf.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8db77e019e19ace48592b2f6d96af6baa9a228e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 21 23:03:21 2010 +0000
Revert "Suggest where to find xorg-macros in case it's missing"
I failed my reading comprehension and didn't spot that the help strings
pointed to two separate downstream packages.
Thanks to Carl Worth for pointing out my mistake.
This reverts commit ebb7aca66785730737bc739624006e55d43dfe1b.
commit ebb7aca66785730737bc739624006e55d43dfe1b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 21 22:23:24 2010 +0000
Suggest where to find xorg-macros in case it's missing
[Modified version of U. Artie Eoff's commit to remove the duplicated
string. The paraphrased commit message is repeated below for clarity.]
xorg-macros is often package under an unusual name, so provide some
clues as to what name to try on the user's distribution. Installing
build-deps would be just too easy...
Also include a check for the existence of the XORG_DRIVER_CHECK_EXT
macro, otherwise configure might continue in spite of the missing macro
and cause obtuse syntax errors.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90576f95f35e528fa2c667df162c5dc7ec98975d
Author: U. Artie Eoff <ullysses.a.eoff@intel.com>
Date: Tue Dec 21 15:10:41 2010 -0700
configure: updated m4 macro check in configure.ac
Added m4 check for XORG_DRIVER_CHECK_EXT macro definition. Updated m4 fatal messages to give better hint on how to resolve error when xorg macros are missing. Previously, configure would continue in spite of the missing macros and the build would fail for syntax errors.
commit 1ac2e04023f84dbf1f3db2ecad1cadd159aa614d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 20 10:55:11 2010 +0000
Undo: Disable BLT for i830 and 845G
Reported-by: György Balló <ballogy@freestart.hu>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=32482
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6f21405454487adf7623cf22f0fdd9f127099afd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 17 16:37:55 2010 +0000
G35 is gen4 and not gen3
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=32478
Reported-and-tested-by: Michal Marek <mmarek@suse.cz>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5743c223877fbff710cdd5114cff6d3ee3108309
Author: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Date: Thu Dec 9 03:27:59 2010 +0100
Check consistency of pageflip completion vblank count.
Implements a consistency check on returned vblank
count values of pageflip completion. Impossible
values are detected, a x-warning is logged and
returned (msc,ust) values are marked invalid,
so clients could perform error handling. Such
a warning would indicate bugs in the pageflip
completion routine of future kms drivers or the
ddx and thereby aid driver debugging.
Signed-off-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2177e6032146f4720f244e98f7c0d6df1b925784
Author: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Date: Thu Dec 9 03:12:35 2010 +0100
Fix reporting of pageflip completion events on multi-head.
When a drawable is page-flipped on multiple crtc's (fullscreen
drawable on mirror-mode or multi-head x-screen), only one pageflip
event is finally delivered, after the last participating crtc signals
flip completion, this to avoid visual corruption.
Old code returned vblank count and timestamps of flip completion
of this last crtc, instead of the values of the "master crtc", the
one that was used for initially scheduling/triggering the pagflip
via vblank events. (master = I830DRI2DrawablePipe(drawable))
This patch makes sure that the pageflip completion values of the
"master" crtc are returned, otherwise client applications will
get confused by the random (msc, ust) values returned by whichever
crtc was the last to complete its flip. Without this, the returned
values change randomly and jump forward and backward in time and
count.
Signed-off-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 71af40a75fbdd1054b1111e8cbe67ad1f97e6613
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 10 15:55:09 2010 +0000
NEWS: 2.14, I meant the upcoming 2.14 release!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 556331a22101d08babbd276236f74ffcc380171c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 10 15:28:37 2010 +0000
configure: version bump for 2.13.902
This is actually the first release candidate for 2.14.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e01ea4a45c1cf8953a6d5ff6c600d76dbbe4760d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 10 15:28:00 2010 +0000
NEWS: Add entry for the 2.13.902 snapshot
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8df6f0a6082ad762ec69be7789a961db0c74154a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 10 12:26:16 2010 +0000
configure: Bump required libdrm to 2.4.23
To pull in the required headers for BLT and relaxed fencing support.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9b967807c2d240488a715509649663aac3583532
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 7 20:45:16 2010 +0000
Revert "i965: The RenderCache flush after every glyph is required for compiz"
This reverts commit 03e8351179b1c25d219842ef3e01ee8e176f594f.
* sigh.
This was only meant to be a temporary debugging hack, not for public
consumption (or embarrassment).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 27e33928f87ecb806d1f8c459d4a4ada76b0e30e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 7 20:42:24 2010 +0000
i965: Mark sure we mark reused render targets as dirty
... or else we may forget to flush them again.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 03e8351179b1c25d219842ef3e01ee8e176f594f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 7 19:27:57 2010 +0000
i965: The RenderCache flush after every glyph is required for compiz
... now who can explain why.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d90c8f4d0bb6b79ecdcaa82f87291169c18c64b9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 7 19:22:30 2010 +0000
i965: Invalidate pixmap binding location on reuse.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a186a612376bdd6f86c026e8b8b442108868a0a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 7 16:56:57 2010 +0000
Always flush the batch before blocking for new X requests
This should prevent any lag when waiting upon user input, for example
whilst logging in with gdm.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ba983034b3a70fb541dc359189c020ee497c634
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 7 12:27:29 2010 +0000
uxa: Emit the damage after the render for the workaround in uxa_solid_rects
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00c204a7b2df7a6b501db9b57603534a45ecafa9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 6 16:34:52 2010 +0000
snb: Only emit CC and DepthStencil bos once per batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 084ae43110240c582ae7cd6452966dd9f22350fa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 6 15:57:19 2010 +0000
snb: Restore drawrect, we need the implicit flush
Something is wrong, we should be tracking when to invalidate the caches
as appropriate, yet I can not finding the missing flush to replace the
implicit one of DRAW_RECTANGLE.
Fixes cacomposite.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f3a47d7f235d18e4529e3898a48673c7c3cbd489
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 6 14:11:05 2010 +0000
snb: Cache pixmap binding locations
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4d48fed9aa0c3c7b84e74b4f72f298f580a8973c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 6 13:50:43 2010 +0000
snb: Cache state between composite ops
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a58e5a1bdf10be3b96ecaa3d5e3ee288eab1063f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 6 13:34:53 2010 +0000
snb: Emit more invariants only once
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8f41c371024e2f3845c7652b22af8f5900200f2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 5 21:37:23 2010 +0000
uxa: Prevent reading past the last byte on upload/download
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=29752
Reported-by: Sergey Samokhin <prikrutil@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c2fac6ca108734dd9566570b15f01cc476fa53dc
Author: Matthias Hopf <mhopf@suse.de>
Date: Fri Nov 19 04:29:57 2010 +0100
Don't use hardware acceleration on Sandybridge rev 07 hardware or earlier.
This is known to lock up the GPU even with the workaround in place.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=31773
Signed-off-by: Matthias Hopf <mhopf@suse.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8abade8a2139b500251488be5d6390f149666fb2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 5 09:55:43 2010 +0000
display: Flush any pending batches before changing modes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8450aba6c731b20e5cd7b55f1d747f00a6523291
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 5 01:08:51 2010 +0000
i965: Also flush the vertex buffer when restarting the array.
As a corollary to filling one vertex array and beginning a new one is
remembering to emit the old one before overwriting...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f40f8bcf07bd7f496bfd3069eddfcbeb3d1bf8be
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 5 00:26:22 2010 +0000
i965: Check for potential vertex array overflow every time
There was a reason why we need to check at the start of every composite
operation to see if we have enough space in the array to fit the
vertices, which I promptly forgot when moving the code around to make
it look pretty.
* sigh.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 55c5f1876e2329a938955967f5d45c814e50beb5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 3 02:05:05 2010 +0000
Wait on the current buffer to complete when running synchronously.
And remove the vestigal wait upon changing crtc as this is more properly
done in the kernel.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3cc74044ce3546cc7dc2e918cbabbb41a77f4026
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 2 12:07:44 2010 +0000
i965: Amalgamate surface binding tables
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a1fa0dbfdafea32139d4457d81b9d722df955eaf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 2 11:25:05 2010 +0000
i965: Upload an entire vbo in a single pwrite, rather than per-rectangle
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23437fe6769322d48cc3d264660717475b5d0d74
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 3 01:16:16 2010 +0000
i965: Use reciprocal scale factors to avoid the divide per-vertex-element
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0bb135c40e5ac1bf7593ec1d68d2815cbf47aa25
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 23 22:27:38 2010 +0000
Disable BLT for i830 and 845G
This pair of chipsets seem broken beyond repair, specifically the
erratum that causes the wrong PTE entry to be invalidated, so disable
our incorrect attempts to use the BLT on those devices.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33c08882c0d551afb28baef643279901dcc65fa9
Author: Keith Packard <keithp@keithp.com>
Date: Wed Nov 17 16:37:53 2010 +0800
Mark outputs as DPMSModeOn and restore backlight at mode set
The kernel always turns monitors on when doing mode setting, and so no
further DPMS action is required. Note this in the mode setting code by
marking the updated DPMS mode and restoring any saved backlight level.
Signed-off-by: Keith Packard <keithp@keithp.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit cc930a37612341a1f2457adb339523c215879d82
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 14 19:47:00 2010 +0000
uxa: Relax fencing some more for gen3
Allow fenced allocations even for small pixmaps if the kernel supports
relaxing fencing (where only the used pages are allocated).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c5b1399e29ef577b8b91655b5e1c215d1b6dfbb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 9 20:20:06 2010 +0000
i915: Disable maximum state addresses
As the kernel controls the relocation of state buffers, we should not
hard code the maximum permissible value for them.
Fixes an eventual hang with full-gtt.
Reported-by: Peter Clifton <pcjc2@cam.ac.uk>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 81d355a8dcdfe3d0924bb843bcc0e6546f695391
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 9 09:28:54 2010 +0000
uxa: Fix crash after allocation failure
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=31487
Reported-by: Thomas Fjellstrom <tfjellstrom@shaw.ca>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 861ee17ae662ffec2269292f92da7833df508b1a
Author: Carl Worth <cworth@cworth.org>
Date: Fri Nov 5 12:55:02 2010 -0700
Update version number to 2.13.901
In preparation for a snapshot.
commit aaa436b437839a80d340cc5ad598ec4b47ed2eff
Author: Carl Worth <cworth@cworth.org>
Date: Fri Nov 5 12:54:16 2010 -0700
NEWS: Add release notes for 2.13.901 snapshot.
An intermediate snapshot to capture recent developments.
commit 6b66b45b1ff207b80b81973745f42a776448f764
Merge: a44a63d 9f232ad
Author: Carl Worth <cworth@cworth.org>
Date: Fri Nov 5 12:51:55 2010 -0700
Merge commit '2.13.0'
This changes the version number and adds the 2.13.0 release notes,
(which were otherwise missing from the master branch).
commit a44a63d2ff6c01c3dc61de6f736dd441ddd25e52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 5 09:58:45 2010 +0000
Wait for any pending rendering before switching modes.
A perennial problem we have is the accursed WAIT_FOR_EVENT hangs, which
occur when we switch the framebuffer before the WAIT_FOR_EVENT completes
and upsets the GPU.
We have tried more subtle approaches to detected these and fix them up in
the kernel, to no avail. What we need to do is to delay the framebuffer
flip until the WAIT completes, which is quite tricky in the kernel
without new ioctls and round-trips. Instead, apply the big hammer from
userspace and synchronise all rendering before changing the framebuffer.
I expect this not to cause noticeable latency on switching modes (far
less than the actual modeswitch) and should stop these hangs once and
for all.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=31401 (...)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 52b32436b9e14a3e13818f80102150ff5bc3c002
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 3 19:42:26 2010 +0000
Downgrade tiling allocation failure to a warning
We emitted this message as an error even though we fallback and attempt
to allocate a non-tiled framebuffer before failing (with an appropriate
error message).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 18839aaec505f8bbdb0690fe694162bf09a87d5c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Nov 3 18:14:29 2010 +0000
Fallback to shadow for Sandybridge if we don't have access to the BLT
If we attempt to emit BLT batches without kernel support, we just end up
with EINVAL and no rendering. Prevent this, and avoid uncached
rendering, by restoring the shadow fallback paths if there is no BLT
support.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8ff37667bf864b771d16a58fc5041cb48408b6a8
Author: Eric Anholt <eric@anholt.net>
Date: Tue Nov 2 10:36:03 2010 -0700
Remove the intermittent GEM_THROTTLE call.
This is a holdover from early GEM work when we weren't syncing on the
DRI client side. It would keep clients from getting too far ahead and
killing their interactivity, by bringing everyone to a halt when
anyone was too far ahead.
Now, GL clients throttle themselves to avoid the problem, and it turns
out that in the case that they don't (long rendering to buffers with
no swap), this actually reduces X Server interactivity: instead of
lagging of X rendering behind input, you get no response for seconds
at a time, then a burst of rendering, then nothing again.
Reported by ajax. Tested with moving a window while running
cairo-perf-trace on the GL backend (improvement) and X backend (no
significant change in responsiveness).
commit 540c5742186c26c3aeccb7b5d3ff0f374722a20c
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Tue Nov 2 11:05:32 2010 +0800
render: use headerless render target write
It is weird that some rendercheck cases only work fine with headerless write.
Need to update intel-gen4asm to support headerless write
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 7a3109312e43ce4c2f600a65fe6bc821a8f0ebde
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Oct 27 16:51:28 2010 +0800
render: acceleration for composite on Sandybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 0ab2c05a291738ee763eb518c46e6dcfe29249a2
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Oct 27 16:49:26 2010 +0800
render: fragments for composite on Sandybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 21c86548dc2c80632c49ec6ec4da2935a0c99476
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Oct 27 16:47:36 2010 +0800
render: fix send instruction used in sampling fragments
To prepare for composite on Sandybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 8d008ca89d44aa10aeb032d631971aaebb388675
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Oct 25 15:39:39 2010 +0800
render: set the surface state base address
It is the same as commit 73d4c7d7
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit b5ae596a0746e5a37e86f5b0980f9265e0061142
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 1 11:11:09 2010 +0000
Flush BLT batches before starting an atomic RENDER batch
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 42363134bd38fb406d90cdb9e5b227836a793912
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon Nov 1 13:23:36 2010 +0800
Support BLT acceleration on gen6
Signed-off-by: Zou Nan hai <nanhai.zou@intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5bed685f765671d63642b24e17abd70579c40ddf
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon Nov 1 13:23:35 2010 +0800
add BLT ring support
gen6+ platform has a BLT engine with seperate
command streamer to support BLT commands.
Signed-off-by: Zou Nan hai <nanhai.zou@intel.com>
[ickle: merge trivial conflict]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6ec3ff134baeac33d9d5821695d5f80843a96c91
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Oct 15 11:21:09 2010 +0800
Xv: don't call intel_wait_for_scanline on Sandybridge
MI_LOAD_SCAN_LINE_INCL command is not available on sandybridge.
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 9e73cbd7eea61f2fe69692056ca446a4d95e17c2
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Oct 15 11:20:22 2010 +0800
Xv: enable TextureAdaptor for Sandybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 3213849907bf1b1468872668d10764054c1034fe
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Oct 27 09:54:05 2010 +0800
Xv: setup pipeline for Xv on Sandybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 9e4dd27aa848acae1b74b77bbbc0a5bb9f6a502a
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Oct 21 16:10:14 2010 +0800
Xv: fragments for xv on Sandybridge.
Need to update intel-gen4asm to build these fragments
Signed--off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit e34b3f6ef5811d5e8d156dd6582df8f442e9792e
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Oct 21 13:15:45 2010 +0800
Xv: Send instruction doesn't use implied move when sampling YUV surface
The two fragments will be reused for sampling YUV surface
and send doesn't have implied move on Sandybridge
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 73d4c7d7b8efc920ac09885dcace5a536f93b70f
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Oct 13 09:13:50 2010 +0800
Xv: set the surface state base address
To prepare for Xv on Sandybridge. It is easy to fill the binding
table without relocation and make sure that the pointer to binding
table only uses bits[15:0].
Signed-off-by: Xiang, Haihao <haihao.xiang@intel.com>
commit 5afc7472b155e8e940f12a38baf80c298dc3b364
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 29 12:23:59 2010 +0100
intel: don't pass a dangling pointer to GET_PARAM
I fail at cut'n'paste.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6b3ce2e8701e7c3fcd30ca07fc13a2cdcf62560d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 29 11:07:50 2010 +0100
uxa: Enable reduced fence sizes for i915
Depends on libdrm 362457715faacd3101929e5f0d8ae250d0ad09df (for
HAS_RELAXED_FENCING define).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b066ddda31e40afa652ae51ffc35025ac3ef6f2a
Author: Adam Jackson <ajax@redhat.com>
Date: Sun Oct 3 14:42:56 2010 -0700
intel: Listen for hotplug uevents (V3)
This connects the kernel uevent indicating monitor hotplugging to the
RandR notification events so that X applications can be notified
automatically when monitors are connected or disconnected.
This also adds a configuration option to disable hotplug events.
V2: missed a #ifdef HAVE_UDEV around some udev-specific declarations
V3: document Hotplug option in man page
Signed-off-by: Keith Packard <keithp@keithp.com>
commit a1c54f69643671ce296c57d132852e9846cc41d3
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 18 13:28:44 2010 -0700
Fix violation of gen6 requirements for depthbuffer tiling.
In general, demoting of tiling of DRI2 buffers seems dubious, as we've
got various bits of functionality that won't all work together unless
buffers are tiled as expected. This just covers one instance of the
problem, caught by assertions in Mesa.
Fixes:
fbo-1d
fbo-d24s8.
glean/readPixSanity
glean/rgbTriStrip
glean/scissor
commit 33133a1d38a4dce60d2e135663b545895fc85abc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Oct 17 09:21:06 2010 +0100
display: do not report failure for setting unrecognised properties
We need to accept any changes to properties not handled by ourselves -- we
can't validate the changes ourselves. Denying those changes breaks EDID
reporting, for example.
Reported-by: Elvis Pranskevichus <el@prans.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8507ef50ba08061ac158848a7c4c136e1755d87e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 13 09:45:59 2010 +0100
Fix driverName regression for i830 from 4083197a
Reported-by: Stefan Glasenhardt <stefan@glasen-hardt.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=30808
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 15aab1ef982fb67eb2ea463089f070afd9a2cfe5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 13 09:50:25 2010 +0100
Move EDID_COMPLETE_RAWDATA define to intel.h to avoid redifinition warning
The compiler was simply warning that we defined the name prior to
including the original definition, so reorder.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d2bc2212f8be746e697a65555d6d83bc66d9ce43
Author: Stefan Dirsch <sndirsch@suse.de>
Date: Fri Oct 8 17:48:38 2010 +0200
Make driver compile for 1.6 Xserver series again. Part deux.
Signed-off-by: Matthias Hopf <mhopf@suse.de>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5472359d6860af655a3c286d30558540376c9fdb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 8 15:23:13 2010 +0100
dri: Check for pixmap privates before dereferencing them
It is still possible for the pixmap allocator to return a software only
pixmap (i.e. without an associated GEM buffer or intel_pixmap), so check
before dereferencing.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=30707
Reported-by: Matthias Hopf <mhopf@suse.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4083197a44d1a1a05d33654b3c7d6e96d7472fe7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Oct 7 12:45:02 2010 +0100
Include a chipset generation number to clarify device specific paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1444ea35706992a1f094fe029e6a7d9eec0f93c6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 6 12:36:30 2010 +0100
dri+shadow: Only tweak the acceleration of CopyRegion if using shadow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f286891d1415fc607f0c1b574e6bce4b3759493e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 6 11:38:48 2010 +0100
dri: Reattach the fake pixmap for the shadow scanout to the drawable.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 23ee926bcd8ddd7a2785786efdf119e4fae75bfd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 6 10:20:49 2010 +0100
uxa: Skip a pixmap lookup if there is no driver finish access function
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 707901bf98073fb56179a0b61c806f85ef8f413c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 6 08:47:20 2010 +0100
uxa: Re-enable acceleration.
A side-effect of discriminating offscreen based on the devPrivate.ptr
was that it broke uxa_finish_access and so after any fallback to s/w on
a Pixmap, it remained in software for the reminder of its life.
Introduce an explicit boolean to mark whether or not hardware
acceleration is enabled for a pixmap (with a GEM buffer).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 54f545e0631a287f421ef6a6f20831624b212cf2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 6 08:50:13 2010 +0100
Revert "Clear pixmap->devPrivate.ptr [regression in 7c7294e]"
This reverts commit 48b4e224297fa807be0e2bc7a67bf7e94579e8de.
The better fix is to manually mark the pixmap when acceleration is and
is not permitted. Whilst the devPrivate.ptr are invalid upon creation,
it is not worth carring code that serves no purpose.
commit d1925deedd70c6c4374e42de5aa44989fe328b58
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 6 00:17:03 2010 +0100
Clear pixmap->devPrivate.ptr [regression from 7c7294e]
ModifyPixmapHeader(pixdata = NULL) does not clear the
pixmap->devPrivate.ptr, instead the NULL value is interpreted as meaning
to keep the current value. (This is similar to the interpretation of the
other invalid values like depth=-1 which also mean not to change the
current property). However pixadata=NULL is indeed a valid value, and in
7c7294e, devPrivate.ptr == NULL was used to differentiate a bo pixmap
from a system pixmap. Except that we never did clear the ptr as
intended, and so X would immediately crash.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4bf2182bf9ee64795e2bf524fedf7b6c36f3cd03
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Oct 5 09:59:04 2010 +0100
shadow: Use a cacheable shadow for all generations
Always avoid direct rendering to the uncached scanout buffer,
redirecting all 2D access to the shadow instead. Then for the couple of
platforms where either the BLT is not ready or cannot be trusted (i8xx)
perform the front buffer fixup using the uncached writes from the CPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b27a521214728052b8b10342aaacbaf1622b8e2c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 4 20:31:44 2010 +0100
shadow: Enable shadow by default on SandyBridge
SandyBridge 2D support is far from complete, so instead of
permanently falling back and always using uncached GTT mapping for
rendering, use the shadow buffer instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3e641459f8997f45288cc3cb314e50f2b5a629fd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 4 20:31:01 2010 +0100
shadow: Disable BLT for SandyBridge
The blitting code is incorrect for SandyBridge so disable until
the BLT ring is ready.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7c7294ec00d6c3a454a17a1b9983d14d0655162c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 4 11:56:27 2010 +0100
shadow+dri2: Allow dri2 to be independently enabled with shadow
To enable DRI we create GEM buffers for the client to render into with
hardware acceleration. In order to maintain coherency between any 2D
render operations with the independent 3D clients (this includes the
reading of 2D rasterisation by the direct rendering client, e.g.
compiz using texture_from_pixmap) we need to replace the shadow pixmap
with the GTT mapping. Therefore 2D rendering to a DRI buffer will be to
uncached memory and thus penalised -- but the direct rendering clients
will have full hardware acceleration.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 16a5d0ee3ca4d41af6a6876a8baf81e3f715781d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 4 11:21:17 2010 +0100
shadow: Map the scanout directly on i8xx
Even with the minimal use of the BLT to copy from the GTT shadow to the
GTT scanout, i830 was still hanging. Just write to the scanout directly.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 516d235c5b3bd51e9533925140d95d3b4533129c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 4 11:10:57 2010 +0100
Split shadow handling routines to their own file.
This is about to get messy, so separate out the shadow from the normal
code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 455f2939a661764ebb8d1747d44e16a0a8937808
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 2 13:32:58 2010 +0100
Do not claim the PCI device if !KMS
By returning FALSE whilst probing if we can't find a KMS driver, we
allow X to fallback to trying the VESA driver -- rather than failing.
The initial idea for this was by Julien Cristau.
Reported-by: Julien Cristau <jcristau@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 97fea2fd0c36d78f4e940b124a7886c4a3f3dfc7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Oct 2 10:05:59 2010 +0100
legacy/i810: Remove pVisualConfigs
Completely unused pulling in an undesired glxproto dependency.
Reported-by: Cyril Brulebois <kibi@debian.org>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=30554
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8784c4f5a1524fb979b00c7ce7981cbc1dcf0ec0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Oct 1 21:40:36 2010 +0100
video: Disable TextureAdaptor for Sandybridge
The acceleration code does not yet exist, so we try to use gen4 shaders
which hangs the chip and makes everybody upset. Disable it until such a
time as support is written for Sandybridge XVideo.
Reported-by: Matthias Hopf <mhopf@suse.de>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=30500
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f232ad67c72b7869dcd112207bc41dc01d7d104
Author: Carl Worth <cworth@cworth.org>
Date: Thu Sep 30 08:45:49 2010 -0700
Increment version to 2.13.0
For the new, major release.
commit 99ec9bb0f1eaf2e5c04614957a51624a928526e5
Author: Carl Worth <cworth@cworth.org>
Date: Thu Sep 30 08:45:15 2010 -0700
Add release notes for the 2.13.0 release.
Which is functionalliy identical to 2.12.902.
commit 345c963e443ec325f1ff530512a356ddb318ff70
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Thu Sep 30 10:58:49 2010 +0800
Always use tiling on Sandybridge
Sandybridge requires kind of buffer must be tiling, like depth.
And we would or have all tiling cases handled fine. So not allow
user to turn off tiling on Sandybridge+ may be fine.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit d4c013cb9d92d2959c9a98eca20e43ab14ae22e3
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 28 20:49:52 2010 -0700
Increment version to 2.12.902
Just before making the 2.12.902 (2.13-rc2) snapshot.
commit 35e7da7df0b286b5168a85d540cc9fdf55c1cae6
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 28 20:49:10 2010 -0700
Add release notes for the 2.12.902 snapshot.
Summarizing the 5 recent changes to the driver.
commit 5704955538f59a2b7a5eff67cc23953d2f27d523
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 28 20:44:40 2010 -0700
Fix to depend on the (just-released) libdrm >= 2.4.22
With libdrm < 2.4.22, the compilation of xf86-video-intel would fail
due to an undefined DRM_MODE_CONNECTOR_eDP. We now ensure that a
sufficiently new libdrm is available before compiling.
commit 40c9d180bf43af84ae05d88e993deedf76e263e6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 26 23:09:04 2010 +0100
Retry framebuffer allocation if first attempt fails.
If we are tiled, we may fail the allocation due to an EIO and so not
being able to set tiling. Try again with an untiled request in this
case.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 537e73f3f935b917f2f5f9b51499cb29d65e3889
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 24 17:37:41 2010 +0100
Disable dri2 after forcing fallbacks
If we force fallbacks, then we will only create pixmaps in system
memory, preventing DRI2 from passing valid bo names to the clients. In
this case, they will just fallback to swrast. If we disable DRI2 after
forcing fallbacks (e.g. regenerating after a GPU hang or explicitly
disabled with the shadow buffer) then it is simpler just to disable the
extension and allow mesa to use pure swrast.
Reported-by: Julien Cristau <jcristau@debian.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b84925b9c0842ba4dfa3481c09d3a80f84db4838
Author: Matthias Hopf <mhopf@suse.de>
Date: Tue Aug 17 18:05:02 2010 +0200
Make driver compile for 1.6 Xserver series again.
Signed-off-by: Matthias Hopf <mhopf@suse.de>
commit 99f8d68d3dbc54fdd7de4a6df546cfa89422a0c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 22 12:34:00 2010 +0100
display: Refactor is_panel()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4ba27e1f2198fc10a1dd268ed9f137bac6e80086
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 21 17:43:01 2010 -0700
Bump version to 2.12.901
Just prior to pushing out this new snapshot.
commit 334265fa5ef18405bd8c897343fff49ad53f5fce
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 21 17:42:21 2010 -0700
NEWS: Add notes for the 2.12.901 snapshot
(Otherwise known as rc1 for 2.13)
commit bfba6d6148b938588ffbefdf04f4e71683c66dfd
Author: Krzysztof Halasa <khc@pm.waw.pl>
Date: Tue Sep 21 22:56:26 2010 +0100
Allow interlaced modes.
This may not the best method, but it should be a good base on which to
build...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f63c7df6866fed61551d39209b1a262e2a0c4b28
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Fri Sep 17 16:39:12 2010 +0800
Disable swap buffer wait on Sandybridge
MI_LOAD_SCAN_LINE_INCL command is not available on sandybridge.
I haven't got reply on any substitution for it, so turn it off for now.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 55b5fe888002258dd863d41977bfbfcf1a922179
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Sep 16 16:50:13 2010 +0100
Add alternate pci-id for B43
Confirmed by http://en.wikipedia.org/wiki/Intel_GMA
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=30221
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 08c2caca48323d6d5701dcef3486f850619d7905
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 12 12:34:51 2010 +0100
uxa: Apply source clipping to blits
Yes, this should be done in the higher layers. Yes, I have written code
to that. No, it is not ready, hence add the sanity check to the
SRC_COPY_BLT.
This isn't the first report that I've seen, but will be the last.
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=30120
Reported-by: rezbit.hex@gmail.com
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ae160d7fbfc79e78dad8702efcc55d9c0c25ff67
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 10 13:19:12 2010 +0100
shadow: Simply modify the Screen pixmap header
This is a slightly less risky strategy than having to remember to update
all pointers to the old Screen pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0515256490d5bcd55f85af83b84918d1bfe7f8f8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 10 00:08:58 2010 +0100
display: Free the EDID blob after we copy it to the output, not before.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b96c18165d713cd6781dbf217ec33e11cc961bc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 25 12:56:43 2010 +0100
Enable a shadow buffer and disable GPU acceleration.
An attempt to workaround the incoherency in gen2 chipsets, we avoid
using dynamic reallocation as much as possible.
The first step is to disable allocation of pixmaps using GEM and simply
create them in system memory without a backing buffer object. This
forces all rendering to use S/W fallbacks.
The second step is to allocate a shadow front buffer and assign that to
the Screen pixmap. This ensure that the front buffer remains in the GTT
and pinned for scanout. The shadow buffer will be rendered to in the
normal fashion via the Screen pixmap, and be marked dirty. In the block
handler, the dirty shadow buffer is then blitted (using the GPU) over
the front buffer. This should completely avoid having to move pages
around in the GTT and avoid incurring the wrath of those early chipsets.
Secondly, performance should be reasonable as we avoid the ping-pong
caused by the small aperture and weak GPU forcing software fallbacks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0fa4321a765126228170ecb9536f32c134886d51
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 7 13:56:16 2010 -0700
KMS: initialize backlight support for eDP panels too
Since being able to control the backlight is handy.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit f56c839f30ec39ea22bbf6a7fda4cefd7cbfbfc2
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 7 13:53:47 2010 -0700
KMS: rename LVDS fields to reflect actual usage
These are used for panels, not just LVDS connections, so name them as such.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 0d26d950fdada1f59dc6cb31fe2f03004825f773
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 7 13:46:58 2010 -0700
KMS: add fake EDID on eDP too
This gives us a few more standard modes on eDP panels with just a simple
fixed timing in the VBT, just like on older, LVDS attached panels.
Fixes FDO bug https://bugs.freedesktop.org/show_bug.cgi?id=30069.
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Tested-by: Manoj Iyer <manoj.iyer@canonical.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 273d34fbc43e54a8539fbe7efc1dca66bbb4e6dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 7 12:57:04 2010 +0100
display: Query current level after finding max value.
The current backlight value is clamped to the valid range [0, max] and
so as we queried the value before setting the max, we forced the current
backlight to 0 and so set it to be zero on initialising the display.
Fixes:
Bug 30063 - start X will modify brightness value to zero
https://bugs.freedesktop.org/show_bug.cgi?id=30063
which is a regression due to 38f940dfea494d3093236f065392c431be06ae6e.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 53767cc0d0a58d36cd445da3a31c65b349eebbba
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Sep 7 14:17:05 2010 +0800
Add more sandybridge graphics device ids
New ids for GT2 and GT2+ on desktop and mobile sandybridge, and
server sandybridge device ids.
commit 00f6af2c8ec899258ffab60dc2d9d80c4d9daec8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 4 18:45:11 2010 +0100
display: Set MONITOR_EDID_COMPLETE_RAWDATA for large EDIDs
Quoting Adam Jackson:
"But the X driver looks like
it never sets MONITOR_EDID_COMPLETE_RAWDATA, which means the X core
doesn't know that any sections beyond the first are present, so it won't
ever hand back more than 128 bytes to clients. Boo."
This patch is based on his.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 501e78b0095b00a635dc1dc182fc132f14f08f22
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 4 12:37:39 2010 +0100
Force use of GTT and fence registers for mapping tiled objects
If the buffer object is tiled, we need to use the fence registers to
perform the appropriate untiling for CPU access. Ensure that we always
take this path for tiled objects, regardless of their size.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b7a8087fbc5cbd944f8345b8a098270c1f63ebab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 25 15:44:20 2010 +0100
Revert "Leave adjustment of backlight to the driver."
This reverts commit 9c3e34703dcdc2155faeb2c1886930def19d9989.
This commit is not ready, as first the driver needs to handle all
controllers, especially those that ignore the BLC and require their own
interface. Fortunately, by moving that discovery into the kernel - where
it just means finding which ACPI device is attached to the video and has a
backlight interface - the userspace code should become much more sane,
and work even with multi-gpu, multi-lid systems.
But that is for tomorrow.
commit 68a5ad497b557ab9e8bff301098ea78c84d385a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 25 14:59:04 2010 +0100
uxa: Fallback if faced with large A1 glyphs.
Rather than assert, we should fixup the use of large A1 glyphs. However,
the simplest approach is to simply fallback to s/w.
Fixes:
Bug 29430 - [UXA] Crash due assert (uxa_pixmap_is_offscreen(src_pixmap));
https://bugs.freedesktop.org/show_bug.cgi?id=29430
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c3e34703dcdc2155faeb2c1886930def19d9989
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 22 21:27:45 2010 +0100
Leave adjustment of backlight to the driver.
commit 104cd0554bde1d109a54db7a93700d5edfabd914
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Mon Aug 23 09:48:22 2010 +0800
Add sandybridge D0 support
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 271dda84be2f81b32dbe5947e64f5558a89e385e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 22 19:57:24 2010 +0100
display: Use the native intel backlight controller
If the i915 driver exposes a native ACPI interface to modify the panel
backlight use it in preference to the generic interfaces. On multi-GPU
systems, the panel backlight is meant to be connected via the IGP and
this ensures that we always find the right interface.
Fixes:
Bug 29273 - XORG Intel driver chooses wrong acpi_video to control
brightness in multi-GPU system
https://bugs.freedesktop.org/show_bug.cgi?id=29273
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 42312bbd8c9cbadf0adc4556b76987857d105bd9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 22 09:54:18 2010 +0100
Remove accel_pitch_alignment
This has to be 64 on all generations currently, so replace the variable
with a constant.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7f86e5b5da88201e5443e26619c35a1a9745cf68
Author: Matt Turner <mattst88@gmail.com>
Date: Sat Aug 21 17:32:25 2010 -0400
Replace ROUND_* macros with ALIGN.
Signed-off-by: Matt Turner <mattst88@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b611bced15c30f7bcd03106ce90668b684c1ada6
Author: Matt Turner <mattst88@gmail.com>
Date: Sat Aug 21 17:32:24 2010 -0400
Use ALIGN macro instead of open coding it.
Signed-off-by: Matt Turner <mattst88@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b04b350a983b89eb2d741f55baa297a933ac6ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 19 20:05:08 2010 +0100
Open-code DRICreatePCIBusID()
During -configure we would attempt to query the availablility of KMS
before the DRI module was loaded, thus we were unable to create a valid
bus identifier and so the query failed and we disowned the device.
Fixes:
Bug 29611 - Xorg -configure fails
https://bugs.freedesktop.org/show_bug.cgi?id=29611
Reported-by: Sergey Samokhin <prikrutil@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c882f6a22a862c1664c375e05e5e6fc4bdb04edb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 18 10:21:22 2010 +0100
Move registration of vsync fd from pre-init to screen-init
Marty Jack reported an issue he found where the page-flipping handler
was being lost on server reset. This results in the swap completion
notification being lost, with the sporadic hang of full screen
applications like Compiz, flash and even glxgears!
Fixes:
Bug 29584 - Server in compute loop
https://bugs.freedesktop.org/show_bug.cgi?id=29584
There are also several possibly related bugs with similar symptoms, i.e.
OpenGL applications hanging on missed swap notifications.
Reported-by: Marty Jack <martyj19@comcast.net>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Keith Packard <keithp@keithp.com>
commit 19c48d3b3f33582baa87a9b3a9189e320e4cea45
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Aug 9 10:13:58 2010 +0100
display: outputs are enabled automatically by KMS
When an output is attached to a crtc and that crtc is enabled, the
output is automatically enabled so we can remove the redundant manual
dpms on.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6304cb048c745be81dae13f1d936996e04eaa530
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 5 18:13:55 2010 +0100
display: Minor cleanup for adding extra LVDS modes
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 41ae9564350cba8ac9f040f22bad8740e08e14c4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 5 18:13:30 2010 +0100
display: Refactor EDID attachment to output.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a8919ab2967a8425e1cdc04b73702ce534f6abf0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Aug 5 09:59:22 2010 +0100
Revert "display: Cache whether we have probed for an EDID"
Dave Airlie advised that hotplug detection can be unreliable and that
mode caching, in general, should be done in the kernel in any case.
This reverts commit 622e600069ab0efd22586c7a71eecbd4baf21c40.
commit 622e600069ab0efd22586c7a71eecbd4baf21c40
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 4 09:57:12 2010 +0100
display: Cache whether we have probed for an EDID
Remember for the detection cycle whether we have already probed for the
EDID -- as this can be slow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a6a707ca13097b85b319283b3a174b1986056ab8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 4 09:54:28 2010 +0100
display: Embed the lvds size into the connector
Remove one very common allocation.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c7d105ccae32fba49a07a03b726cc3fe2de3d27
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 4 09:51:34 2010 +0100
display: Handle cursor error paths.
Check that the cursor was allocated before freeing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 38f940dfea494d3093236f065392c431be06ae6e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 4 09:50:14 2010 +0100
display: Tidy backlight initialisation
Mostly whitespace and a single error-code fix.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b7263b771d94401cb4ea6cbf4dc7a295eeda7c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Aug 4 09:46:01 2010 +0100
display: Check for buffer overrun in output name lookup.
The kernel may know about more types than we do, so protect ourselves
from reading from beyond the end of the string array.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 56629166915155628e70e6ec8052c0d220a8bb68
Author: Dave Airlie <airlied@redhat.com>
Date: Wed Aug 4 15:35:41 2010 +1000
intel: add output names for later additions to kernel
commit fe7dee7fe1cf12665bc5ba3923cd1a8f74cbbe57
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 1 14:15:09 2010 +0100
Remove the final references to the drmmode prefix
In particular fix the compile regression for intel_do_pageflip().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4f8b279f32cfda0f3b8fa1542b3fe00051520012
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 1 12:35:57 2010 +0100
intel_display: Miscellaneous tidy
A mixture of whitespace and closing of leaks on error paths.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit db7cd7b9f0ce8e435c121071eaadf8e6dcebf9e8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Aug 1 11:25:42 2010 +0100
Rename drmmode_display to intel_display
And fixup all the drmmode_* functions to have an intel prefix and
categorise those into intel_mode, intel_crtc, intel_output and
intel_property so that the functions are a little more self-descriptive
and, more importantly, are consistent.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0be3e95c844247746742805830860ace9f546d99
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Fri Jul 30 09:39:58 2010 -0400
Remove explicit batchbuffer submit in DRI2 copyregion
Now that we submit from the flush callback chain, we know we'll always
submit before the client receives the reply or event that blocks it from
rendering the next frame.
commit 69d65f9184006eac790efcff78a0e425160e95aa
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Thu Jul 29 18:31:48 2010 -0400
Submit batch buffers from flush callback chain
There are a few cases where the server will flush client output buffers
but our block handler only catches the most common (before going into select).
If the server flushes client buffers before we submit our batch buffer,
the client may receive a damage event for rendering that hasn't happened yet.
Instead, we can hook into the flush callback chain, which the server will
invoke just before flushing output. This lets us submit batch buffers
before sending out events, preserving ordering.
Fixes 28438: [bisected] incorrect character in gnome-terminal under compiz
https://bugs.freedesktop.org/show_bug.cgi?id=28438
Signed-off-by: Kristian Høgsberg <krh@bitplanet.net>
commit b68d4fcab5d671946c187947f5d00aedff939852
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 28 13:41:41 2010 +0100
drmmode: Only treat a backlight as connected if it has a non-zero max
Optimistically might help
https://bugs.freedesktop.org/show_bug.cgi?id=29273
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 938ef4eaec0e406e198105d866f6d2a1be5e0ef8
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Wed Jul 28 07:57:42 2010 -0400
legacy: Remove long gone use of GlxSetVisualConfigs()
This removes the last dependeny on anything GL/GLX in the driver.
commit fba6651a92af76d7a8d034e1acfdad5023cd311c
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Tue Jul 27 12:59:39 2010 -0400
Drop use of GL types in the driver
Still used in i810 for building the glx visuals.
commit 34b9d45be6cb0c42f031677a0bda8a5013472ae8
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jul 27 09:10:04 2010 -0700
Revert "configure.ac: add xi and gl requirements"
This reverts commit d580fa82a1cf339d2d1fd1055d137c0b23cd04f3.
Oops, these should be server or other package dependencies, we don't
actually need them for xf86-video-intel.
commit d580fa82a1cf339d2d1fd1055d137c0b23cd04f3
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jul 26 16:44:19 2010 -0700
configure.ac: add xi and gl requirements
Could probably be earlier versions, but having these here makes packaging
easier.
commit f46a8dfce59013ce593c15f7166598d0fff9198f
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Jul 26 23:02:02 2010 +0200
video: kill do { ... } while (ret != -EINTR) loops
Chris Wilson likes to sprinkle these all over, but in this
case it's just misleading. libdrm already does this for us.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 1cb69b9a77b7afbb4358757556065e10a6b15ea8
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Jul 26 23:00:20 2010 +0200
video: kernel overlay needs triple buffering
The kernel overlay code does asynchronous overlay flips. So keep
onto two old buffers, for otherwise the rendering of the next
frame might overwrite the contents of the currently still displaying
one. With ~25fps videos and ~50 Hz screens that's rather unlikely,
still, fix it.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 68df6b2790891683ee2e58daaad34ef17ae344f5
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Fri Jul 23 17:39:37 2010 -0400
simplify Makefile as per-target compilation flags are not needed
Per-target compilation flags (libIntelXvMC_la_CFLAGS) are required
when multiple targets which require different compiler flags,
are build in the same makefile.
Automake issues a command with -c and -o flags which not all compilers
support. The object fles are prefixed with libIntelXvMC_la.
The macro AM_PROG_CC_C_O must then be used to provide this feature
on compilers that do not have it. If not, a warning is issued at make time.
This macros checks for compiler support and if missing, uses a "compile"
script it generates in the package root directory.
Currently the driver uses per-target flags but the macro is missing.
Rather than adding the macro, this patch stops using per-target flags
by using the AM_CFLAGS variable for all targets in the makefile, as
there is only one.
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 0ae30b6d1f4f6c2f2db9443f1027ea41849ad087
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Jul 21 16:49:04 2010 -0400
config: add comments for main statements
commit b12b2219677d94933774955b50545efceff57279
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Jul 21 16:07:00 2010 -0400
config: replace deprecated use of AC_OUTPUT with AC_CONFIG_FILES
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 8b2d65da41461735b1138fdd6e0efc96419cd815
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Jul 21 14:37:41 2010 -0400
config: replace deprecated AC_HELP_STRING with AS_HELP_STRING
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 3feeef5294b1a2df05a25f4f4eb6400be6cc4ee1
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Jul 21 14:05:22 2010 -0400
config: replace deprecated AM_CONFIG_HEADER with AC_CONFIG_HEADERS
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 74a828e286c46473b8edf6de32c1989c052dd82c
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Jul 21 09:27:42 2010 -0400
config: complete AC_INIT m4 quoting
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 33ec66d7006e2a7e287fd77c53a31db49220591a
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Tue Jul 20 21:54:11 2010 -0400
config: remove unrequired AC_SUBST([DRI_CFLAGS])
This macro is called by PKG_CHECK_MODULES
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit b20b8ac937505310fbe68f07e42cafe4ba88da76
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Tue Jul 20 20:24:42 2010 -0400
config: remove unrequired AC_HEADER_STDC
Autoconf says:
"This macro is obsolescent, as current systems have conforming
header files. New programs need not use this macro".
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 9fe5169fffeee10b1262f160a15c11c283e2faa7
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Tue Jul 20 19:41:31 2010 -0400
config: remove AC_PROG_CC as it overrides AC_PROG_C_C99
XORG_STRICT_OPTION from XORG_DEFAULT_OPTIONS calls
AC_PROG_C_C99. This sets gcc with -std=gnu99.
If AC_PROG_CC macro is called afterwards, it resets CC to gcc.
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit e6b8811e5bb30e2cd4e35b1fe84d69f18a73ee0e
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Tue Jul 20 18:45:19 2010 -0400
config: update AC_PREREQ statement to 2.60
Unrelated to the previous patches, the new value simply reflects
the reality that the minimum level for autoconf to configure
all x.org modules is 2.60 dated June 2006.
ftp://ftp.gnu.org/gnu/autoconf/autoconf-2.60.tar.gz
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 2d85efaa36791bd441f069b612ee86387353d1ed
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Tue Jul 20 16:15:29 2010 -0400
config: upgrade to util-macros 1.8 for additional man page support
Use MAN_SUBST now supplied in XORG_MANPAGE_SECTIONS
The value of MAN_SUBST is the same for all X.Org packages.
commit 142ffa287236adbc3c5f6ead46c63c4c541ace0c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 22 16:42:26 2010 +0100
video/i915: ValidateGC after setting clip.
Order is important. And ensure that the scratch GC is performing clip by
children.
Fixes:
Bug 29213 - video artifacts if used dualscreen mode
https://bugs.freedesktop.org/show_bug.cgi?id=29213
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c57840b272ba88fddf22484929608431879b0fab
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jul 21 09:06:06 2010 +0100
uxa: Check for failed pixmap allocation
Fixes:
Bug 29187 - crash in intel_drv
https://bugs.freedesktop.org/show_bug.cgi?id=29187
Backtrace:
0: /usr/bin/X (xorg_backtrace+0x28) [0x466808]
1: /usr/bin/X (0x400000+0x67c79) [0x467c79]
2: /lib/libpthread.so.0 (0x7ff19b297000+0xef60) [0x7ff19b2a5f60]
3: /usr/lib/xorg/modules/drivers/intel_drv.so (0x7ff197986000+0x34684) => uxa/uxa-render.c:841
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7a4bfaf42412f373bbc8ebe1536018dcacde7436
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jul 20 11:30:44 2010 +1000
intel: respect tiling disable.
For testing purposes its nice to know tiling isn't being used anywhere.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit d48d584a822ae5adae64f6d5f09faa4ac9b8de73
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 15 14:37:59 2010 +0100
video: Free the buffers immediately after turning off.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 24bdfe0d5eb4e890e9c63bbb4617efaa0768ab7f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 15 13:54:04 2010 +0100
video: Reuse the old buffers.
After passing the new buffer to the kernel, the old buffer is unpinned
and becomes available for re-use. So keep hold of the old buffer and
swap after a PutImage. This greatly reduces the amount of CPU time
consumed by the kernel on behalf of the video overlay -- by only
allocating two buffers for an entire sequence, we avoid clflushing and
page allocation on every frame.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2267e5928bd90a6997970584462bd97df447e819
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 13 10:36:34 2010 +0100
Workaround a broken container_of define in list.h
commit 798c3a5fc6e3d44c9b94e6bc4e72385a10939f52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 13 10:30:33 2010 +0100
Teardown the bufmgr on shutdown as well.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b2e98227d11a60e90b3ea518f14962f2764ffa68
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 13 10:15:34 2010 +0100
Remove the duplicate drmmode prototypes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5de1b74d64f807b59c730871d4cb171484db9780
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 13 09:34:53 2010 +0100
modes: There may be more than one crtc and output... DESTROY THEM ALL!
In order to cleanup all CRTCs and outputs on shutdown, we need to keep a
list of the individual structures and iterate over that list on
shutdown.
Also, the output and crtcs are configured just once and not for each
screen generation so move the shutdown to the termination and not on
CloseScreen. Oops.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3a7c25ff8ddd45c9d9eca5cc2228552847ca9e7d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 12 19:47:46 2010 +0100
video: Apply overlay stride errata for i830 and i845
Due to an erratum on these chipsets, the overlay stride must be a
multiple of 256 bytes.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 56e5816252afbc7dd555c308ca678fce7ee584cc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jul 12 17:26:37 2010 +0100
video: Copy DummyEncoding into each adapter.
As we use the static DummyEncoding and may attempt to modify it for each
adaptor (on each device), we should use copies instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e30f0338fbf894fa3fdab20f4f9a97495cd341da
Author: Keith Packard <keithp@keithp.com>
Date: Thu Jul 1 09:56:40 2010 -0400
Destroy screen pixmap on screen close.
This avoids a memory leak on server reset.
Signed-off-by: Keith Packard <keithp@keithp.com>
[ickle: Added comments from Keith that explain the necessity of
destroying the pixmap ourselves and why chaining up in this instance is
not the correct approach.]
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6e08b0f48f0d6ddaca963de6f4fd3b56f32512c6
Author: Fernando Carrijo <fcarrijo@yahoo.com.br>
Date: Thu Jul 1 07:15:22 2010 -0300
Purge macro NEED_EVENTS
Signed-off-by: Fernando Carrijo <fcarrijo@yahoo.com.br>
Acked-by: Tiago Vignatti <tiago.vignatti@nokia.com>
Reviewed-by: Alan Coopersmith <alan.coopersmith@oracle.com>
commit 5ce3f536b7169a1ee9eadf830e61bab230dd7239
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 9 14:06:43 2010 +0100
drmmode: Destroy the output on shutdown
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6ff369cd2602497ee11273b50f76d1a7bf25991d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 9 14:00:31 2010 +0100
drmmode: Destroy Crtc on screen shutdown
Should fix:
Bug 26946 - CRTC cursor BO leak in 2D
https://bugs.freedesktop.org/show_bug.cgi?id=26946
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6fba8c449f61341a98a5ae8d97effa6fd0610fd4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 9 12:12:13 2010 +0100
Add support for I854.
I spotted that the kernel knew of the I854, but the pci-id was never
added to the ddx.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 141e88c8730a099a6ca5eab1350c2e53a680cb0d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 9 12:11:07 2010 +0100
video: forgotten amendment to previous commit.
An extra sanity check to skip the wait if all clipped...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 272d1c14a39c32ade39b5a8b080a891f2b3d6e8e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jul 9 10:41:19 2010 +0100
video: apply the crtc box checks from dri.
The dri code is much more careful in ensuring that the scan lines that
is waits for are valid. Copy this code to video, with a bit of work this
can be refactored, and perhaps even teach dri how to handle rotated
front buffers.
References:
Bug 28964 - [i965gm] GPU infinite MI_WAIT_FOR_EVENT while watching video
in Totem
https://bugs.freedesktop.org/show_bug.cgi?id=28964
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 75850e824bd66b961b9ce21696d9090169f7b28f
Author: Evan McClain <aeroevan@gmail.com>
Date: Thu Feb 25 01:51:42 2010 -0500
Add mbp_backlight support.
Acked-by: Julien Cristau <jcristau@debian.org>
commit a2aa4c23f65b03c389c2ba8eac0298dfb205e67d
Author: Dave Airlie <airlied@redhat.com>
Date: Mon Jul 5 14:02:42 2010 +1000
uxa: oops typo in previous commit
commit feff2ec80eeeba5074d19efcddf4867adf639b4f
Author: Dave Airlie <airlied@redhat.com>
Date: Mon Jul 5 09:07:08 2010 +1000
uxa: don't compare planemask with FB_ALLONES.
planemask is an unsigned long initialised to ~0, on 64-bit this is not equal
to an (unsigned int)-1.
Use the macro provided to do this.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 7ad9c0bebf2c71db574e0302264859ce53cecd37
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Jul 2 12:39:27 2010 -0700
add cscope files to gitignore
commit afcd41820d7481912b49093670e9d7a4a6a2338f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 1 22:14:03 2010 +0100
Reduce front buffer stride prior to rejection
If we reject the front buffer because it has too large a stride, repeat
the allocation using untiled for the cases where we can utilize laxer
hardware restrictions.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f8778b66a98d68e622cdf5b2d1fd959c4f7a2b2b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 1 21:58:43 2010 +0100
drmmode: Add missing newlines at the end of log messages.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 690fbd1a64c1e1fd07f7f8a5e39e05a33e4d0721
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jul 1 21:55:04 2010 +0100
drmmode: Use a copy of the converted mode on resize
Avoid a potential use-after-free of the copied mode string by reusing
the converted kernel mode on resize.
==19897== Invalid read of size 8
==19897== at 0x661C330: ??? (strcpy.S:1308)
==19897== by 0x8618AE7: drmmode_set_mode_major (drmmode_display.c:293)
==19897== by 0x8618E6F: drmmode_xf86crtc_resize (drmmode_display.c:1299)
==19897== by 0x529A77: xf86RandR12ScreenSetSize (xf86RandR12.c:708)
==19897== by 0x4BD528: ProcRRSetScreenSize (rrscreen.c:301)
==19897== by 0x42B820: Dispatch (dispatch.c:432)
==19897== by 0x4254C9: main (main.c:289)
==19897== Address 0x72e91e0 is 0 bytes inside a block of size 9 free'd
==19897== at 0x4C23DBC: free (vg_replace_malloc.c:325)
==19897== by 0x48424F: xf86DeleteMode (xf86Mode.c:1921)
==19897== by 0x4942B7: xf86ProbeOutputModes (xf86Crtc.c:1572)
==19897== by 0x5290BB: xf86RandR12GetInfo12 (xf86RandR12.c:1551)
==19897== by 0x5313AE: RRGetInfo (rrinfo.c:202)
==19897== by 0x4BCCAA: rrGetScreenResources (rrscreen.c:337)
==19897== by 0x42B820: Dispatch (dispatch.c:432)
==19897== by 0x4254C9: main (main.c:289)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 772f8236d50725f0b330508616b4f2a9a910662a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 30 13:58:05 2010 +0100
dri: Handle errors during GetBuffers() gracefully.
Unwind the array of Pixmaps already allocated and report failure for the
old dri GetBuffers() path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 17884af4eda01c05e7429ed6a195f3e4ceeff892
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 28 17:44:45 2010 +0100
Repair the damage to 'make distcheck' after splitting out i810
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 28c0ca676c47e7e38fabdd9ef24a70bd26701f33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 25 13:40:22 2010 +0100
Remove unused inclusion of <sys/mman.h>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2306e675c48bc00a8ca1f4545bb88c97d6ef4fa6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 25 13:32:02 2010 +0100
configure: Remove check for unused function, mprotect
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6695296ca28da7c4f551b0e80a8d06b557d59a5e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Jun 25 13:31:11 2010 +0100
configure: Remove unused checks for xext
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5c663ce8442bd3b69c96e29061c57cc565fca91d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 20 15:01:16 2010 +0100
Rename common infrastructure to the intel namespace.
After splitting out the i810 driver into its own legacy directory, we
can identify the common routines not as i830 but as intel. This
clarifies the code which *is* i830 specific.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 797d173a9af12055ba2609293182b616dd673ef4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 20 12:52:10 2010 +0100
i810: Move into a legacy directory.
The driver is still built but is no longer under active development so
move it and supporting files to a new directory.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd61531a78b9a2cbdd6019199c43258f83e6e2ce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 20 21:03:44 2010 +0100
Remove unused configure option: --enable-video-debug
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ca16e3133658504b68a6b5c83bb8712899016544
Author: Carl Worth <cworth@cworth.org>
Date: Thu Jun 24 14:07:15 2010 -0700
Update version to 2.12.0
For the imminent 2.12.0 release.
commit 8caf1564a75d65636d9b7a4da03219bb302bb37b
Author: Carl Worth <cworth@cworth.org>
Date: Thu Jun 24 14:06:43 2010 -0700
NEWS: Add notes for the 2.12.0 release.
Let it ship!
commit b58a6a39c1568800938eb0e3ebc7664683b61200
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 23 23:56:44 2010 +0100
uxa: Fallback to pixman if source is out-of-bounds
If the source is outside the drawable, then CopyArea will fail to
initialise the source correctly. The simplest fix in this case is to
fallback to pixman to generate the source texture.
Fixes:
Bug 28497 - Graphics corruption after opening a specific website
https://bugs.freedesktop.org/show_bug.cgi?id=28497
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6d33e578de4e23336ac69cc3c5d0935a65d4dda1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 23 21:28:50 2010 +0100
Limit maximum tiled stride to 8k and untiled to 32k.
Tiling on gen 2/3 hardware is only supported for pitches up to 8192
bytes, so above this limit the surface will be untiled and we will no
longer have to comply with the power-of-two pitch alignment. So
disabling tiling for these too wide surface should ~halve the memory
requirement for the full surface.
Also the absolute limit for the 2D blitter is 32,768 bytes. The
documentation says "up to 32,768 bytes" and my PineView box was
malfunction with a surface stride of 32,768 so set the limit to be
32,767.
References:
Bug 28497 - Graphics corruption after opening a specific website
https://bugs.freedesktop.org/show_bug.cgi?id=28497
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5bf470bd38b1f6a7a540585186a54c9dbbca98f9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 21 22:28:58 2010 +0100
i965: Compile fix.
Oops, I spent more time discussing these flushing bugs than I spent
paying attention to what I was actually doing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0203cf91b54ee8a7cea8560e559288ee9b6e8554
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 21 22:25:08 2010 +0100
Do not clear need_mi_flush within the batch.
This is a situation that should not be possible, need_mi_flush being
true but the list of pending flush pixmaps being clear. However, an
earlier bug in doing just that revealed this minor bug. So for
correctness, be careful not to clear need_mi_flush without emitting a
MI_FLUSH.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5107b6fa26ecfdbdd60b869a86765c9c484db3a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 21 22:21:58 2010 +0100
i965: Mark the render target as dirty within composite_setup()
The key difference between i965 and earlier, is that the surfaces passed
to the samplers through an indirect table and so the batch and render
target was not being marked dirty by the relocation (since the
relocation only happens within prepare_composite() which may have been
in another batch.) Simply call intel_pixmap_mark_dirty() when binding
the sampler table into the batch to ensure that the dirty is tracked
appropriately.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bebd64d82121d2b61893e1d0adebda03f4faea61
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 21 22:05:19 2010 +0100
Also submit any pending flush for *this* batch in the BlockHander.
We still need to submit an additional flush if we have further writes
since the last flush.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c4d200517755e6b0f48d6c6a6ba8dd0ddc883d8b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 21 21:57:21 2010 +0100
Only append the pixmap to the flushing list if we are writing to it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c942585098ac84ae461821cbb8f52dedce7a0da1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 21 21:45:04 2010 +0100
Emit the flush after a potential draw from the BlockHandler.
As the batch submit may not trigger further drawing through flushing the
vertices, pass the requirement to emit the flush down to the submission
routine so that the flush can be appended after the final commands.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e8783869ad55d337601b6f6a51c02f6576c64f38
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 20 00:09:20 2010 +0100
uxa: Apply the source offsets to the pixmap source, not target.
A slight confusion in computing the correction image location resulted
in the application of the source offsets to the pixel location in the
target and not in the source as intended.
Fixes the visual corruption of the scrollbar in Chromium, and hopefully
the crash reported by Robert Hooker when starting gdm after plymouth.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4b7142baa0b3bf6f38843d06aadc579d8624cefc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 19 12:30:23 2010 +0100
uxa: Enable SHM pixmaps
Now with streaming uploads and downloads for composite operations in
place, shared memory pixmaps are no longer that dire performance wise.
With careful use these can in fact be the most efficient means of
transfer between a wholly software renderer in the client and a backing
store. For instance, Chromium renders internally to an ARGB32 image
buffer and uses a shared pixmap to composite dirty regions into the
backing store. Thereby using the GPU to either perform the blit or the
format conversion. Enabling shared pixmaps, reduces our CPU overhead
whilst scrolling by a factor of 5 or so.
And this is achieved simply by deleting obsolete code!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d748f8e6fcebdf5b5b00c90b6c3d519560ee2928
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 17 18:29:55 2010 +0100
uxa: Use accelerated get_image for copying to !offscreen
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 78ee25f005fac9e9cc85425aa3fca8c396d015ea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 17 18:37:32 2010 +0100
uxa: Match depth 30 to format.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit af5c4fc96db56a14bf6347774d8e8f23b38c5967
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 19 13:36:20 2010 +0100
uxa: Check for allocation failure.
Check for the NULL Picture prior to passing it to the backends for
inspection.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit be55066c6481b4c5e2cd39ef1c0f3be88cae0c93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 17 14:23:21 2010 +0100
i830: Remove domain tracking from pixmaps.
The 4 integers can be reduced to a single boolean value, so do so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c187da9a24e98cbdf86f0f0dfbdcd9025c8a4c76
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 16 13:16:28 2010 +0100
i830: GetImage acceleration.
The presumption is that we wish to keep the target hot, so
copy to a new bo and move that to the CPU in preference to
causing ping-pong of the original.
Also the gpu is much faster at detiling.
Before (PineView):
400000 trep @ 0.1128 msec ( 8860.0/sec): GetImage 10x10 square
18000 trep @ 1.3839 msec ( 723.0/sec): GetImage 100x100 square
800 trep @ 30.0987 msec ( 33.2/sec): GetImage 500x500 square
After: (PineView)
180000 trep @ 0.1478 msec ( 6770.0/sec): GetImage 10x10 square
60000 trep @ 0.4545 msec ( 2200.0/sec): GetImage 100x100 square
4000 trep @ 8.0739 msec ( 124.0/sec): GetImage 500x500 square
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0e0101758438debf98f989d815989b45e78cf5f6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 15 12:48:57 2010 +0100
i830: Tidy i830_uxa_put_image()
Use a single code path to upload the image data after selecting the
right bo, and take advantage of pwrite() when possible.
Fixes:
Bug 28569 - [i965] IGN's flash-based video player crashes X
https://bugs.freedesktop.org/show_bug.cgi?id=28569
Bug 28573 - [i965] Fullscreen flash and windowed SDL games fail to
update the screen
https://bugs.freedesktop.org/show_bug.cgi?id=28573
Reported-and-tested-by: Brian Rogers <brian@xyzw.org>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2ff7a2fc9d939554502e9adec89cae5597a9e82c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 17 13:56:30 2010 +0100
i915: Force the emission of BUF_INFO on every composite_setup
We should be able to eliminate these as the drawable remains unchanged.
However, the implicit flush of BUF_INFO fixes the rendering in KDE.
Alternatively, we need an MI_FLUSH | INHIBIT_RENDER_CACHE_FLUSH between
composites. (Note that it is not stale cache data causing the rendering
corruption and that a pipelined flush is not sufficient either.) Also,
having tried varies points at which to flush, the only place where the
flush is effective seems to be between composite operations - that is a
flush after 2D is not sufficient.
Reported-by: Vasily Khoruzhick <anarsoul@gmail.com>
Reported-by: Clemens Eisserer <linuxhippy@gmail.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a25573d5c47ebea34c076075e1993233d7db2b4f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 15 20:26:19 2010 +0100
drmmode: Use the tiled stride for the rotated pixmap.
After d41684d5459 we now allocate all framebuffers as tiled bo, and so
we must be careful to use the appropriate stride as returned from the
allocation, instead of assuming that it is just an aligned width.
Fixes:
Bug 28461 - screen rotation results in corrupted output.
https://bugs.freedesktop.org/show_bug.cgi?id=28461
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reported-by: Till Matthiesen <entropy@everymail.net>
commit 23ddcf45344936da2931a3bf25bd187a9ea28344
Merge: 254bcc4 ffc6897
Author: Julien Cristau <jcristau@debian.org>
Date: Tue Jun 15 17:46:52 2010 +0100
Merge commit '2.11.901'
commit 254bcc40fca6ed9aa0b71f2115c654667f16aec6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 15 10:24:40 2010 +0100
configure: Bump drm requirement to 2.4.21
We depend upon the recent introduction of drm_intel_bo_is_reusable().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reported-by: Julien Cristau <jcristau@debian.org>
commit ffc689767fa56f2c7710e6f396441c3d8a24ea18
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 14 17:35:20 2010 -0700
Update version to 2.11.901
For the 2.12 RC1 snapshot we're making now.
commit 68c8b3f12482489f2e2e8040fd6728f1a2b9e420
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 14 17:34:38 2010 -0700
NEWS: Add notes for 2.11.901
This is the 2.12 RC1 snapshot we're making now.
commit 8899cd03e2e7ee673e8b3b2a9d2873839cdc1bf8
Author: Carl Worth <cworth@cworth.org>
Date: Thu Jun 10 15:38:54 2010 -0700
Fix to require libdrm 2.4.19 or newer.
This is necessary for the drm_intel_bo_emit_reloc_fence function which
did not exist in 2.4.16 which is all we were requiring earlier.
commit 995a4b2b1d09c31672d9258a8ac732dcf9a8fe9f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 14 12:15:34 2010 +0100
i965: Sanity check ComponentAlpha status in prepare_composite
Fixes:
Bug 28446 - Garbled Font with Mathematica 7
https://bugs.freedesktop.org/show_bug.cgi?id=28446
Rewriting the glyphs to render to the destination directly and removing
the more expensive multiple invocations of CompositePicture per picture
was a great performance boost -- except that it needs special handling
in the backend in order to not fallback. Having done so for i915, I
neglected to ensure the sanity checking in i965_prepare_composite() was
sufficient. As it turns out, it was not and so we misrendered CA-glyphs
when rendering directly to the destination. This causes us to fallback
properly, but is a performance regression as we no longer try the 2-pass
magic helper before resorting to s/w. At the moment, I'd rather live
with the temporary regression and fix i965 to do the same magic as i915,
as it critical to fixing the severe performance issues currently
crippling i965, as I believe that this regression only affects the
minority of applications (incorrect, as it turns out, as the glyphs are
overlapping) rendering directly to the destination.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 84d65bace521ad80b9bede4ae9e3e2a8d0668b90
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 14 11:31:40 2010 +0100
Compile fix for alternate list.h from xserver-1.9
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00a54eee8f29ced610ef9d65b077e64bc65655e9
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Sat Jun 12 20:24:10 2010 -0400
COPYING: replace stub file with actual Copyright notices.
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 94217ed5f5a3726db3fad6cac2132d99ed45c154
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Jun 12 17:21:44 2010 +0100
uxa: Always clip glyphs to destination.
Even if there is only a single clip rect, since the clip may be smaller
than the drawing rectangle on the destination we need to actually
compute the clipped glyph rectangle.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5a0a8a1cf6d9b0616d6a097e783f2aa318b45736
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Jun 10 22:56:34 2010 +0100
i830: Limit disabling acceleration following EIO to !i965
Following a conversation with Owain G. Ainsworth, it was decided that
the second best approach to handling a wedged GPU was to hope that the
kernel could successfully reset it, which currently is only possible for
i965 and later chipsets.
The best approach is of course to prevent such hangs from ever occurring
in the first place.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3bf4ca2cdc2493e209bbb9c597bfa17ed7fcf5dc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 9 12:02:21 2010 +0100
i830: Only emit the disabling GPU error message once.
But emit the warning about rendering corruption every time for the
transient errors like out-of-memory.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 35a12f029005d8f432755fb78f10c9d48ea2f347
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 9 11:47:37 2010 +0100
Fallback implementation for trapezoids for hung GPUs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8c1a8d22978f143044cc3cd0ff2ade5736ee9d48
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 9 10:03:08 2010 +0100
Revert "xp:trapezoids"
This reverts commit f429fb9d872950705e11171d0e7407fb7673c786.
An experimental patch I forgot was on my main branch as I was bugfixing.
ARGH!
commit 994aa1ef571ac2ab05f6588f9068d33b536c7a37
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 9 09:59:36 2010 +0100
uxa: Handle all-clipped out case with destination glyphs.
Fixes the crash reported in:
Bug 28446 - Garbled Font with Mathematica 7
https://bugs.freedesktop.org/show_bug.cgi?id=28446
pDst=0x3d663c0, src_x=0, src_y=0, xDst=142, yDst=112, nlist=0,
list=0x7fffea026580, glyphs=0x7fffea025d88, extents=0x0)
at uxa-glyphs.c:809
dx = 0
y1 = 101
x2 = 150
x1 = 142
dy = 0
y2 = 112
rects = 0x5491000
this_atlas = 0x2456d00
mask_y = 128
glyph = 0x35933a0
mask_x = 736
priv = 0x39309e0
screen = 0x8d2cc0
uxa_screen = 0x2443eb0
src_pixmap = 0x37c29e0
dst_pixmap = 0x45ddbf0
localSrc = 0x361a450
glyph_atlas = 0x2456d00
x = 142
y = 112
n = 18
nrect = -9975128
box = {x1 = 23152, y1 = -5630, x2 = 32767, y2 = 0}
__PRETTY_FUNCTION__ = "uxa_glyphs_to_dst"
Though the meat of that bug regarding the incorrect remains unsolved.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f429fb9d872950705e11171d0e7407fb7673c786
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 8 10:24:51 2010 +0100
xp:trapezoids
commit 0776a42b70f2de7b7d7d8804046c79442da1cb8a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 8 10:43:24 2010 +0100
implicit-flush
commit d41684d54592cf93554a4d6534e7ea74562b1798
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 7 11:18:09 2010 -0700
Allocate rotate shadow buffers using the usual framebuffer allocator.
This means we can get tiling on them, which should significantly boost
performance, and also allow for FBC.
commit b5c9de10ba3a811f312e622b97ee5e601bd3b74f
Author: Eric Anholt <eric@anholt.net>
Date: Sun Jun 6 23:41:23 2010 -0700
Allocate a correctly sized framebuffer when tiling by using libdrm's support.
When I made libdrm stop overallocating so much memory for the purpose
of bo caching, things started scribbling on the bottom of my
frontbuffer (and vice versa, leading to GPU hangs). We had the usual
mistake of size = tiled_pitch * height instead of size = tiled_pitch *
tile_aligned_height.
commit e6acbc763229fd5b5b2cc1d65136404d02ac4655
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 7 18:04:51 2010 +0100
uxa: Setup acceleration functions prior to the damage layer
We need to install the acceleration functions so that they are wrapped
by the Damage layer. This fixes the corruption under a compositing WM
introduced in commit 8700673157fdd3a87ad5150f2f30823261fec519.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reported-and-tested-by: Arkadiusz Miśkiewicz <arekm@maven.pl>
commit 1788b16eb26580624dd3df96ed84f68d40e78ed7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 7 15:31:47 2010 +0100
i915: Fix typo from previous commit.
A trivial change, I thought, having tested it before rebasing, unworthy
even of a perfunctory compile test. How wrong I was.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d9bc36ae03e3c56ab165d24fe4bdc6688fd62b6d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 7 15:28:18 2010 +0100
i915: Remove screen size limit from video setup.
The i915 textured video routine know how to handle drawing on an output
larger than the 3D pipe, so allow them to do so.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6555ef5fd16c9e4fe733caf9e831f29f97462278
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 7 13:16:34 2010 +0100
i915: Replace structure passing with macros for shader generation.
gcc is horribly bad at collapsing the constants:
text data bss dec hex filename
282336 8720 256 291312 471f0 intel_drv.so.old
269280 8720 256 278256 43ef0 intel_drv.so
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d56ea7a852d7090360fe080acec268de55ee908d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 7 00:20:35 2010 +0100
Use the direct dixGevPrivate() API when available
This is quicker and smaller than the old indirect function call to
dixLookupPrivate().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8700673157fdd3a87ad5150f2f30823261fec519
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jun 7 00:16:18 2010 +0100
Adapt glyphs for changes in devPrivates API
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 42ddc39430a10513c49a415ddf1a0dc5fa52089e
Author: Keith Packard <keithp@keithp.com>
Date: Fri Apr 30 13:33:54 2010 -0700
Adapt to DevPrivate API changes
This allows the driver to be built against either the old or new
DevPrivate API.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 2c1fda08e889cad07acb452230da06f9c383d21c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jun 4 16:04:37 2010 -0700
Use libc instead of deprecated libc wrappers for malloc/calloc/free.
commit b586624d4f2908d2a998ba87fe0ae31c10f46b91
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jun 6 17:11:40 2010 +0100
uxa: Force fallback for copies.
All but uxa_copy_window() perform the preliminary checks for whether
acceleration is available. The simplest method for adding the fallback
for uxa_copy_window() seems to be to add it in the core copy function,
so be it.
This allows X to survive a little longer once we encounter a GPU hang.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6db1e5231b7a0e79611f771d4efea686f7849e04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jun 2 20:43:49 2010 +0100
dri: Protect against NULL dereference following GPU hang.
References:
Bug 28361 - "glresize" causes server segfault with single buffering.
https://bugs.freedesktop.org/show_bug.cgi?id=28361
[ 14528.767] (EE) intel(0): Failed to submit batch buffer, expect rendering corruption or even a frozen display: Input/output error.
[ 14528.767] (EE) intel(0): Disabling acceleration.
[ 14528.788] Backtrace:
[ 14528.858] 0: /usr/bin/X (xorg_backtrace+0x28) [0x491818]
[ 14528.858] 1: /usr/bin/X (0x400000+0x65ca9) [0x465ca9]
[ 14528.858] 2: /lib/libpthread.so.0 (0x7f9df2dc9000+0xedf0) [0x7f9df2dd7df0]
[ 14528.858] 3: /usr/local/lib/libdrm_intel.so.1 (drm_intel_bo_flink+0x0) [0x7f9defd60c60]
[ 14528.858] 4: /usr/local/lib/xorg/modules/drivers/intel_drv.so (0x7f9deff6a000+0x2fdfd) [0x7f9deff99dfd]
[ 14528.858] 5: /usr/lib/xorg/modules/extensions/libdri2.so (0x7f9df01b8000+0x19e7) [0x7f9df01b99e7]
[ 14528.858] 6: /usr/lib/xorg/modules/extensions/libdri2.so (0x7f9df01b8000+0x1fdb) [0x7f9df01b9fdb]
[ 14528.858] 7: /usr/lib/xorg/modules/extensions/libdri2.so (DRI2GetBuffersWithFormat+0x10) [0x7f9df01ba250]
[ 14528.858] 8: /usr/lib/xorg/modules/extensions/libdri2.so (0x7f9df01b8000+0x3834) [0x7f9df01bb834]
[ 14528.858] 9: /usr/bin/X (0x400000+0x2fc2c) [0x42fc2c]
[ 14528.858] 10: /usr/bin/X (0x400000+0x24da5) [0x424da5]
[ 14528.858] 11: /lib/libc.so.6 (__libc_start_main+0xe6) [0x7f9df1d60a26]
[ 14528.858] 12: /usr/bin/X (0x400000+0x24959) [0x424959]
[ 14528.858] Segmentation fault at address 0x20
[ 14528.858] Fatal server error:
[ 14528.858] Caught signal 11 (Segmentation fault). Server aborting
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2989f51caf3134460c2551de597e7e54fe74ee92
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 1 23:08:02 2010 +0100
i830: Remove unused coord-adjust.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dc402334f4e9b0de624bc89cd77eae4ec7cf1708
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 1 23:03:19 2010 +0100
i915: Centre sampling.
Use centre sampling of textures to match pixman, and remove numerous
off-by-one and visual artefacts when rendering. The classic example for
this is cairo/text/xcomposite-projection where the edge of the rotated
rectangle is jaggy due to the incorrect sample position.
Fixes:
Bug 16917 - [i915] Blur on y-axis also when only x-axis is scaled
billiear
https://bugs.freedesktop.org/show_bug.cgi?id=16917
And about 15 tests from the Cairo test suite.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f74b3f82bab11463a0f4de9f614fc6aa1492ef24
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jun 1 22:31:35 2010 +0100
i915; Avoid the implicit flush on changing BUF_INFO
3DSTATE_BUF_INFO is an implicit flush of the piepline, so avoid emitting
that and associated state unless the destination pixmap has actually
changed. This is a win of around 3-5% for cairo-perf-trace, notably for
firefox.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f2272402035574c206a0e3383c55373c440fd928
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jun 1 13:46:15 2010 -0700
DRI2: fix new buffer exchange check
Chris's new buffer exchange check is a good one, but we don't want to
hit the immediate blit fallback path if it fails. We still want to
schedule a blit for sometime in the future, and we need to use it
wherever an exchange might occur (like the secondary flip check or the
currently disabled CanExchange check).
Fixes https://bugs.freedesktop.org/show_bug.cgi?id=28252.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit a386a003e7b0ff7100434dccd51fedd822454a6c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 31 22:18:43 2010 +0100
uxa: Spans, try again to get the early break correct.
Trigger happy bug fixing. The sign *was* right, the endpoint was wrong.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1672ee0421a99b745d65d72a3818de01d8100b6b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 31 22:08:43 2010 +0100
uxa: Sign reversal on early break from spans passing the YXband
Introduced with e5c971e7639095d38da3518a5dc404b708d45cfb.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd38b705be84901a38380dc2a1b90889b553d565
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 31 17:23:36 2010 +0100
Disable acceleration if we detect a hardware error.
This is wildly optimistic, but it should work in a surprising number of
error situations and some output in those cases will be hopefully be
better than none...
If we submit a batchbuffer and the kernel reports the GPU is hung (which
will be caused by an earlier execbuffer, and so the kernel should have
had enough time to determine whether or not it could reset the GPU) then
disable any further attempt to accelerate gfx and force fallbacks to map
the buffers and use the CPU. We cannot normally map any more buffers if
the GPU is hung, so only those already mapped prior to the hang can be
written to, or those allocated in system memory. However, we can expect
that the framebuffer is already mapped, and so have a reasonable
expectation to continue to see the display update.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5fff430046db2030f89e49beb66c6476dc3fcd4c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 29 17:35:00 2010 +0100
uxa: Mega-Glyphs!
Rewrite glyph rendering to avoid the intermediate buffer, accumulating
the glyph rectangles directly in the backend composite routines. And
modify the glyph cache routines to fully utilise the allocated size of
the tiled buffer on older hardware. To do this we alias all glyph sizes
into the same texture using a technique suggested by Keith Packard.
PineView:
885/856-> 1150/1110 kglyph/s (aa/rgb)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d31abccd41c417338aac7c681e8bc6bd187b1843
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 31 12:14:23 2010 +0100
i915: Support textured video on an extended desktop.
Handle rendering textured video onto an extended desktop (>2048) by
using a temporary pixmap. Note that we still cannot handle rendering to
a greater than 2048 destination region, for that we will need to tile.
Hmm, time to request a 2560x1600, 10bpc monitor...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cfd5bc134f0dd86ea714594d61f6d5eb29019ce
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 29 17:55:19 2010 +0100
dri: Compilation fix.
17:53 < arekm> ickle: i830_dri.c:630:28: error: ‘DrawableRec’ has no member named ‘bpp’
17:53 < arekm> ickle: i830_dri.c:630:57: error: ‘DrawableRec’ has no member named ‘bpp’
* sigh. I need to fix this machine to have the right version of the
* headers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e2615cdeef078dbd2e834b68c437f098a92b941d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 29 16:37:12 2010 +0100
dri: Only flip if the front and back pixmaps match.
An unredirected window (thanks Michel for the reminder) is backed by the
Screen pixmap, and so uses a reference of that as its front buffer. The
back buffer is a pixmap appropriately sized for the drawable. When the
application requests to swap its buffers, obviously we cannot simply
exchange the front and back buffer as they do not match, but need to copy
the appropriate region from the back to the front.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8b2039187fc23f5e9dddf4081f8b1ab6f4c01416
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 29 12:14:55 2010 +0100
Revert "dri: Use size from backing pixmap when creating buffers."
This reverts commit 44d45d3fa56f121ce89ffe5b28beb48be01a95df.
Michel Dänzer pointed out the flaw in using the pixmap size instead of
the drawable size:
Using the backing pixmap dimensions for this is not desirable. In
particular, it means that the DRI2 buffers of non-redirected windows
always have the same size as the screen. But even for redirected windows
it wastes some graphics memory with a re-parenting window manager, that
is if it doesn't break in various ways due to the top left corner of the
DRI2 buffers no longer corresponding to the top left corner of the window.
commit 44d45d3fa56f121ce89ffe5b28beb48be01a95df
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 29 10:39:28 2010 +0100
dri: Use size from backing pixmap when creating buffers.
This avoid using the garbage values stored in the Screen drawable,
instead of the true values which are only maintained in its backing
pixmap. The consequence of using the wrong size was to hand a 1x1
pixmap to metacity/mutter and have it believe it was a full screen
drawable; GPU hangs ensued if using page flipping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90c74a43149ec72bef64fb7e64b812294bda69a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 28 21:49:38 2010 +0100
i915: Don't re-emit vertex size unless it has changed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a94ae175d6a69243a4465de0be0a8a3368e0ab28
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 28 12:40:02 2010 -0700
uxa: Fix prepare_solid being called without check_solid first.
Fixes GPU hang on gen6.
commit 66c90158e45e890c6f655195c6707d216c7ac4c5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 28 17:13:30 2010 +0100
uxa: Skip the redundant miComputeCompositeRects() when adding to the mask
As we are in full control of the destination (the temporary glyph mask)
and the source (the glyph cache) we know that there are no clip regions
on either and so can skip computing the composite rectangles. (We trust
the device clipping to prevent compositing outside the target.)
x11perf on PineView:
701/686 -> 881/856 kglyphs/s [aa/rgb]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b2254838eb89bf77eeb893c73eecb8c737822f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 28 12:47:26 2010 +0100
uxa: Make the glyph caches' fixed size explicit.
Until we actual resize the glyph cache dynamically, make it obvious to
the reader and the compiler that the size is fixed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 11581dda99cb2e4ae78fc73be4b02185b3be58ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 28 11:38:05 2010 +0100
uxa: Use a glyph private rather than a hash table.
Store the cache position directly on the glyph using a devPrivate rather
than an through auxiliary hash table.
x11perf on PineView:
650/638 kglyphs/s -> 701/686 kglyphs/s [aa/rgb]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 73111cf2a212ee5cc2e03af1c600867df0c55b39
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 21:05:27 2010 +0100
Decouple non-reusuable pixmaps from batch lists on unref.
==7596== Invalid write of size 4
==7596== at 0x491ACA8: intel_batch_teardown (i830_batchbuffer.c:118)
==7596== by 0x491C9D6: I830CloseScreen (i830_driver.c:1419)
==7596== by 0x8103A9C: RRCloseScreen (randr.c:105)
==7596== by 0x80DE794: xf86CrtcCloseScreen (xf86Crtc.c:759)
==7596== by 0x80BEBA3: DGACloseScreen (xf86DGA.c:268)
==7596== by 0x80D044B: DPMSClose (xf86DPMS.c:134)
==7596== by 0x488B050: XvCloseScreen (xvmain.c:320)
==7596== by 0x81841B1: VidModeClose (xf86VidMode.c:110)
==7596== by 0x80EB12F: CursorCloseScreen (cursor.c:191)
==7596== by 0x810CA17: AnimCurCloseScreen (animcur.c:108)
==7596== by 0x816937E: compCloseScreen (compinit.c:86)
==7596== by 0x48D39B9: glxCloseScreen (glxscreens.c:221)
==7596== Address 0x49c1a50 is 24 bytes inside a block of size 52 free'd
==7596== at 0x4024866: free (vg_replace_malloc.c:325)
==7596== by 0x80B023C: Xfree (utils.c:1096)
==7596== by 0x4927CFD: i830_set_pixmap_bo (i830_uxa.c:647)
==7596== by 0x491C9B4: I830CloseScreen (i830_driver.c:1413)
==7596== by 0x8103A9C: RRCloseScreen (randr.c:105)
==7596== by 0x80DE794: xf86CrtcCloseScreen (xf86Crtc.c:759)
==7596== by 0x80BEBA3: DGACloseScreen (xf86DGA.c:268)
==7596== by 0x80D044B: DPMSClose (xf86DPMS.c:134)
==7596== by 0x488B050: XvCloseScreen (xvmain.c:320)
==7596== by 0x81841B1: VidModeClose (xf86VidMode.c:110)
==7596== by 0x80EB12F: CursorCloseScreen (cursor.c:191)
==7596== by 0x810CA17: AnimCurCloseScreen (animcur.c:108)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a6fb6aa5f9c1c81b8b81b9d1138a526ffbbd5ad3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 20:31:45 2010 +0100
Add vertex bo to the list of buffers to be torn down.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5dce69002dd48dd6dce4f0e7ad9ecf2c4c17cfe4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 20:26:42 2010 +0100
i965: Remove ATOMIC_BATCH.
This paranoid check is deceased; pining for the fjords.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 06ebb55d308defbf8e01e30e4f994c2dd1071c40
Author: Eric Anholt <eric@anholt.net>
Date: Sun May 23 20:33:47 2010 -0700
Add a workaround for Ironlake errata relating to disabling the clipper.
commit 158a158dad26b6888dd2ebaf13e6020894475fcb
Author: Eric Anholt <eric@anholt.net>
Date: Sun May 23 20:28:24 2010 -0700
Add a workaround for Ironlake errata regarding blits and other engines.
commit 3461f8f4bc2a49fd41c408d225c592623404be91
Author: Eric Anholt <eric@anholt.net>
Date: Sun Apr 18 19:14:13 2010 -0700
Remove remaining REG_DUMPER build stuff.
commit 03bbb4c896ef3cd275312b413a2c85d9f499c032
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 10:16:36 2010 +0100
uxa: Perform manual damage for CompositeRects
[xserver-1.8] The damage layer doesn't wrap CompositeRects, so we need to
manually append the damaged region ourselves. This works for
miCompsiteRects since that translates the call into multiple invocations
of either PolyFillRectangle or Composite, which themselves cause damage.
Fixes:
Bug 28120 - Tint2's tooltip borders end up at 0,0 and do not disappear
https://bugs.freedesktop.org/show_bug.cgi?id=28120
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b9ada52a3081f54e0ed094ac31188bb240866f81
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 10:14:52 2010 +0100
uxa: Force the alpha value to 0xffff when treating Over as Src
Since we have at most 8 bits of alpha, we treat >= 0xff00 as opaque.
However, being paranoid we should set the alpha value to 0xfff in case
something unexpected happens when converting from the xRenderColor to
the pixel value.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3055d40164590147d35b5e7059ebe5f5858c85fa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 10:12:57 2010 +0100
uxa: Use Composite rather than solid blitter for PolyRect
Due to the relocation overhead, using a single composite with many
rectangles outperforms many solid blits.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ec2437f958ec4f5ac5222b37cba4cd403b5c8855
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 10:12:18 2010 +0100
uxa: Add PICT format mapping for depth 4 pixmaps.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 309bd3a29943ef7502d40c67be49c19a59b6d1a2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 26 10:11:32 2010 +0100
i830: Skip an empty fill.
In the extremely unlikely event that the higher layer erroneous gave us
an empty fill, skip it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b645ec83e0d86f2247b8338ceab60b9502516e70
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 25 09:49:20 2010 +0100
uxa: Apply the drawable offset to the solid rects
Fixes:
Bug 28120 - Tint2's tooltip borders end up at 0,0 and do not disappear
https://bugs.freedesktop.org/show_bug.cgi?id=28120
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9d8ac271404ff219c3d40ae8f829e8b76ac7c359
Merge: 509df27 ea07535
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 21 11:01:30 2010 +0100
Merge branch 'glyphs'
Tweak glyphs to improve x11perf on i915 by about 33%.
PineView, aa10text: 460 -> 617 kglyphs/s.
PineView, rgb10text: 434 -> 610 kglyphs/s.
Speedups
========
xcb poppler 18.636 -> 13.958: 1.34x speedup
xlib firefox-talos-gfx 71.905 -> 56.232: 1.28x speedup
xcb firefox-talos-gfx 72.882 -> 57.969: 1.26x speedup
xlib gnome-terminal-vim 38.126 -> 34.472: 1.11x speedup
xcb gnome-terminal-vim 35.164 -> 32.573: 1.08x speedup
xlib poppler 19.634 -> 18.246: 1.08x speedup
Note the lack of significant improvement for firefox-planet-gnome.
commit ea07535240dafc4c6ef55b4b7a2eeaa595febe86
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 21 14:33:18 2010 +0100
i915: Emit CA over using OutReverse + Add passes
On PineView:
578/621 -> 610/617 kglyphs/sec [rgb/aa]
commit 80a9e64f50aeda6004e3aba1fbfdda50bb1f1c82
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 21 09:55:55 2010 +0100
uxa: Use temporary dest when target is too large for compositor
If the destination cannot fit into the 3D pipeline when we need to
composite, we fallback to doing the operation on the CPU. This is very
slow, and quite easy to trigger on i915 by plugging in an external
display.
An alternative is to extract the extents of the operation from the
destination using the blitter which can usually handle much larger
operations. This gives us a temporary target that can fit into the 3D
pipeline and thus be accelerated, before copying back into the larger
real destination.
For x11perf this boosts glyph rendering on PineView, from 38kglyphs/s to
480kglyphs/s. Just a little shy of the native performance of 601kglyphs/s
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 91f560034fc2695680d1208a78fc56d814b0da79
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 20 10:26:59 2010 +0100
uxa: Composite glyphs directly onto dst when possible.
Without using a mask and compositing directly onto the destination,
takes us from 580 kglyphs/s to 850 kglyphs/s on i945 [x11perf -aa10text].
However, the extra intersection check almost entirely cancels out the
speed up and we discover that the glyphs in x11perf are always
overlapping. Nothing is ever easy.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e3ece83f577d3664962edeec6ab5bdc41c5d77cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 19 16:52:11 2010 +0100
i915: compute normalized texcoords using a scale factor.
500 -> 580kglyphs/s on i945.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c2abf8d659b8b161a4f9df100b614ee3c8f8e458
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 19 16:18:40 2010 +0100
uxa: translate the region in line for composites
When compositing, we need to convert the box into a rect and so the
advantages of using REGION_TRANSLATE are lost.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2adf823b80b7b1f6df1bf3422a1219e93321a8fb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 19 15:02:58 2010 +0100
i915: Add special case primitive emitters for glyphs.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f64ab9e0d97dd9c654b4ae1924e62ef6813d9bb0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 19 14:50:12 2010 +0100
i915: Move vertices into a vertex buffer object.
In theory this should allow us to pack far more operations into a single
batch buffer, and reduce our overheads.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2b050f330f78d02e7f476e55be29d760271ac61c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 19 10:57:46 2010 +0100
Use pwrite to upload the batch buffer
By using pwrite() instead of dri_bo_map() we can write to the batch buffer
through the GTT and not be forced to map it back into the CPU domain and
out again, eliminating a double clflush.
Measing x11perf text performance on PineView:
Before:
16000000 trep @ 0.0020 msec (511000.0/sec): Char in 80-char aa line (Charter 10)
16000000 trep @ 0.0021 msec (480000.0/sec): Char in 80-char rgb line (Charter 10)
After:
16000000 trep @ 0.0019 msec (532000.0/sec): Char in 80-char aa line (Charter 10)
16000000 trep @ 0.0020 msec (496000.0/sec): Char in 80-char rgb line (Charter 10)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dcef703a7cdcf360f12312a338361697acffc3e9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 19 09:30:02 2010 +0100
Kill paranoid assertions on every write into the batchbuffer.
On my PineView box these represent ~5% overhead on x11perf text:
Before:
16000000 trep @ 0.0020 msec (495000.0/sec): Char in 80-char aa line (Charter 10)
12000000 trep @ 0.0022 msec (461000.0/sec): Char in 80-char rgb line (Charter 10)
After:
16000000 trep @ 0.0020 msec (511000.0/sec): Char in 80-char aa line (Charter 10)
16000000 trep @ 0.0021 msec (480000.0/sec): Char in 80-char rgb line (Charter 10)
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit bc41f84e01f18548b05c670e1fd0d641adc28d0f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 18 23:54:13 2010 +0100
i915: Emit composite primitive with specialised functions.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4a3476ea094e84887fefb558e0bba023fee34151
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 18 23:25:59 2010 +0100
i915: amalgamate composite into a single primitive list
Combine all the calls to composite between prepare_composite and
done_composite into a single primitive list, rather than a primitive
call per composite().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e5c971e7639095d38da3518a5dc404b708d45cfb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 18 22:16:17 2010 +0100
uxa: Spans! OMG!
Use composite rather than solid blits in order to bring performance on
a par with the CPU when using GEM and relocations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 509df27c7401e96d3062890da73f6af6629adef4
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Tue May 18 10:01:52 2010 -0400
dri: Clean up DRI2 API #ifdefs a bit
Signed-off-by: Kristian Høgsberg <krh@bitplanet.net>
commit 5e04a81369dfc76bbc1ebbd4db00c23e71eb9e1c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 17 15:16:25 2010 +0100
i830: Remove vestigal debugging ALWAYS_FLUSH and ALWAYS_SYNC
These are now debugging options exposed in Xorg.conf, and now unused int
the source code.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 723cc45b2707aa160eac6d5b56a20e19cc42c8a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 17 15:14:55 2010 +0100
dri: Check error code from GetScratchGC()
It may fail so be prepared, and do use the right drawable!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c00297bc3b4969f28e2eb19bce36ece50ce4ccb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 16 19:15:37 2010 +0100
uxa: Replace solid planemask [0xffffffff] with FB_ALLONES
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c69709d8afa6e9c0990efc463df0061536585e1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 16 18:41:52 2010 +0100
i830: Encode surface bpp into format
References:
Bug 28135 - [855GM] Slowdown/High CPU-Usage after Git-Commit
926fbc7d90ac1d0d49d154f136f9c9ed613c98c2
https://bugs.freedesktop.org/show_bug.cgi?id=28135
The simple answer is that I had assumed that 0 was a reserved value.
However, without the bbp encoded into the format 0 was used for a8r8g8b8
and r5g6b5, which are very common formats!
The other possibility for the slowdown is that gtkperf is using of the
now verboten xrgb formats -- but would in fact be valid if the source
covers the clip and we could fixup the alpha value in the fixed function
combine.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 21b5fd427f5ed6c99276349a7ae128eea580dd72
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 16 13:51:41 2010 +0100
uxa: Tidy uxa_solid_rects()
Move the operator reduction after a few fallbacks, closer to its use.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 61835701fd411d3bb550ceee3365e30639e46861
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun May 16 13:26:07 2010 +0100
uxa: Patterns are acquired at 0,0
Set the correct offset for the gradients patterns after rendering to a
local Picture.
Fixes cairo/test/huge-radial and friends
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 89f43f69a9c854fb2b82538a8938002675ca19e4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 18:34:54 2010 +0100
uxa: Force an alpha channel when rendering source fallbacks
As the source may not cover the extents, we need to represent those
areas as transparent in the fallback picture, ergo we need an alpha
channel. We could be smarter and force a format conversion when
necessary, and we could let the backend choose the most appropriate
format.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 524fd2dd0da8f69d4c3f5aebe3a345fe34af609d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 18:23:21 2010 +0100
uxa: Apply clip for solid rectangles.
References:
Bug 28120 - Tint2's tooltip borders end up at 0,0 and do not disappear
https://bugs.freedesktop.org/show_bug.cgi?id=28120
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 58b089febceca1e915607bb723ee658aaa9dbed3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 09:11:46 2010 +0100
uxa: Avoid using blits when with PictFilterConvolution
References:
Bug 28098 Compiz renders shadows wrong, garbage line of pixels along left
and top edge of windows
https://bugs.freedesktop.org/show_bug.cgi?id=28098
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ef95899f5b21453daeabf81a3015b22456d21fec
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 09:02:07 2010 +0100
uxa: Check the w-scaling component is 1 for an translation matrix
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c3da71349bcfeabae08f1572cf602c357bf7641
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 01:05:24 2010 +0100
i830: Remove xrgb conversion to argb, no longer required.
All textures are now properly declared so that the alpha swizzling
occurs in the sampler or not at all. The downside is that for quite a
few composite operations we have to fallback to software on older
hardware. There is scope for more performing the alpha expansion in
shaders or combiners when we know the picture covers the clip - which is
almost all of the time for normal operations especially those
constructed by Cairo.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 926fbc7d90ac1d0d49d154f136f9c9ed613c98c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 01:01:20 2010 +0100
i830: Remove incorrectly mapped tex formats.
We no longer workaround the lack of alpha expansion for xrgb textures as
this interferes with EXTEND_NONE, though we could if we know the source
covers the clip...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 95654cffa8643f61f153218f27e800df75b9bdee
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 00:50:42 2010 +0100
uxa: Fix order of conditionals to only run fill_region for SRC or opaque
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f67b45965b527699794ee21174809c5d71c03f22
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 00:50:20 2010 +0100
uxa: Expand the range of compatible formats to cover all bpp.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 82d07fdf10cac2211af74ebf7d519daacd7084c0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 00:49:39 2010 +0100
uxa: Only use 1x1R as a solid with an opaque format or SRC
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3bca186a7ead84d4f0e71dfd83847ef77a4e390b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 00:48:31 2010 +0100
uxa: Call check_solid before running the solid blitter.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 213816c30b5ca6146e26ded85b2aa31ca16ca9bf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 15 00:47:55 2010 +0100
i915: Load texture into directly into OC when possible.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 737de9a779d05fe6fb1efe1904fda2cc452ff137
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 23:48:27 2010 +0100
uxa: Disable compatible src xrgb and dst argb
I'm seeing garbage alpha for rendercheck blend:
x8r8g8b8a 10x10 SRC ar8g8b8a
so disable blitting until I work out if we can fast-path it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 271240fd477b11885947da32868bc77151681559
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 23:38:02 2010 +0100
i915: Remove a couple of unsupported 16bpp no-alpha tex formats
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a7c318d21c9035f6cab48c16e734b9ecb6f4b238
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 23:30:21 2010 +0100
uxa: Parse BGRA pixel formats.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f7bbcc492a05f0801c64ee884798cf1a7ebb71c2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 23:29:13 2010 +0100
Split the prepare blitter functions into check + prepare.
Allow us to check whether we can handle the operation using the blitter
prior to doing any work.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4be8d7eb89e61ffb2ceb19f1f84260e581187692
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 21:13:21 2010 +0100
i915: Don't force alpha=1 for RGB drawables in the shader.
I was blindly fixing rendercheck without thinking. We need to force the
alpha value to be in the blend unit and not before -- otherwise we
generate the incorrect result whilst blending. D'oh.
commit b9a5e36f957e42eaf0387ad15f2298d3e9538b05
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 20:52:48 2010 +0100
uxa: enable solid rects for backends that require pixmaps
Convert the color into a (cached) pixmap if the backend cannot handle
the SolidFill natively.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a21297d7cc5945704d8cbd28ad0a2a3f6096fa47
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 17:51:42 2010 +0100
drm: Remove pin(); unpin() sync
GEM handles serialisation of the new front buffer with respect to page
flipping and rendering and reports back when the flip is complete.
Adding a sync point here is then redundant.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7ee73d2c6f373f3d6829cb1876b1940db62be452
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 17:51:20 2010 +0100
drm: Remove unused old_front parameter from drmmode_do_pageflip.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 030d56279bf14d9ddd42d8fdbeaa66ef3f557b4d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 16:53:40 2010 +0100
drm: don't overwrite the old intel->front_buffer
It's now handled in the common ExchangeBuffers() path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5bd022739511104e4978bdfd2f4a1f60b9206723
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 15:47:09 2010 +0100
i830: Teardown batch entries on reset.
By not cleaning up the batch entries when resetting the X server, we left
the pointers in an inconsistent state and caused X to crash.
commit 0d2392d44aae95d6b571d98f7ec323cf672a687f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri May 14 10:32:12 2010 +0100
dri: Hold reference to buffers across swap
As we schedule swaps for some time in the future and may process a
detachment prior to receiving the vblank notification from the kernel,
we need to hold a reference to the buffers for our swap event handler.
Fixes:
Bug 28080 - "glresize" causes X server segfault with indirect rendering.
https://bugs.freedesktop.org/show_bug.cgi?id=28080
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8de09a0707ee1be1b919b979843711728618ef27
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 13 17:15:28 2010 +0100
uxa: Convert 1x1R back to solid_fill
In the change to prevent blitting between incompatible sources, we also
prevented 1x1R pixmaps from being used for solid fills. Reorder the
sequence of conditions to enable this fast path again.
commit 92e9cf8af784b13c28030e38b15c8decf29e6a32
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 13 15:12:51 2010 +0100
uxa: Only use solid_fill for SRC.
commit d1bd14e8b6754ba9f797642e1b33bf689e19417b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 13 15:11:16 2010 +0100
uxa: Replace source for CLEAR with a transparent solid
This means that we will hit the faster try_solid_fill path instead.
commit cdab72c405434ecbf7a79e402ff2d65d6a728179
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 13 15:12:32 2010 +0100
uxa: Fallback early if compositing with alphaMaps
commit 25811dc7b7d1ad3fb01c31197d1ae1fe5b498975
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 13 15:09:28 2010 +0100
i915: Force output alpha to 1. if dst has no alpha channel.
Ensure that garbage is not stored in the unused alpha channel so that
we can rely on it being currently initialiased when used as a source or
returning via GetImage.
Partial fix for rendercheck -t blend
commit 0e726b85ca6013ae9dc51391aaa309203352b61e
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu May 13 09:41:39 2010 +0100
i915: Add a2r10g10b10 format and friends
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9f54107f866a25cf670f81f7c52b8c108728c6a5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 14:55:16 2010 +0100
dri2: Handle reference counting across page flipping
1. Instead of swapping bos, swap the entire private structure.
2. If we update the pixmap bo for the Screen, make sure we update the
reference inside intel->front_buffer so that xrandr still functions.
Fixes:
Bug 27922 - i965: Rapidly resizing OpenGL window causes GPU to hang.
https://bugs.freedesktop.org/show_bug.cgi?id=27922
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6c27f6e4f76b97df71094acf25083b2922966b42
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 12 12:01:46 2010 +0100
uxa: Avoid glyph ping-pong with !offscreen destination
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d5383c2073e181b9ec352461c05d6202ad37f9d6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 12 10:53:14 2010 +0100
uxa: Avoid ping-pong with !offscreen destination and traps
If we are destined to target an !offscreen drawable, then uploading the
trapezoid mask to a bo is the last thing we actually want to do...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00664b8f9d3da8d0d6aa53471ed3a8a8f6391660
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 12 12:41:51 2010 +0100
uxa: Fallback when compositing to a !offscreen destination
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0c6372a77fd8c051534c1b420a02a8737aa1dd01
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 12 09:57:27 2010 +0100
i830: Prevent allocation of bo larger than half the aperture
We need to prevent overcommitting the aperture, and in particular if we
allocate a buffer larger than available space we will fail to mmap it in
and rendering will fail. Trying to allocate multiple large buffers in
the aperture, often the case when falling back, causes thrashes and
eviction of useful buffers. So from the outset simply do not allocate a
bo if the the required size is more than half the available aperture
space.
Fixes allocation failure in ocitymap.trace for instance.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 244b7cbfffdcda4761948eaa37ed2a30ca81f107
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 12 09:18:30 2010 +0100
uxa: Use accelerated PutImage for uploading pixman images.
Short-circuits the current use of PutImage from CopyArea, bypassing all
the temporary allocations.
commit cb887cfc670bf63993bd313ff33927afb8198eae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 26 09:59:51 2010 +0000
uxa: solid rects
The cost of performing relocations outweigh the advantages of using the
blitter for solids with lots of rectangles.
References:
Bug 22127 - [UXA] 50% performance regression for XRenderFillRectangles
https://bugs.freedesktop.org/show_bug.cgi?id=22127
By using the 3D pipeline we improve our performance by around 4x on
i945, measured by the jxbench microbenchmark, and a factor of 10x by
short-cutting to the 3D pipeline for blended rectangles.
Before, on a i945GME:
19982.412060 Ops/s; rects (!); 15x15
9599.131693 Ops/s; rects (!); 75x75
3803.654743 Ops/s; rects (!); 250x250
6836.743772 Ops/s; rects blended; 15x15
1443.750000 Ops/s; rects blended; 75x75
495.335821 Ops/s; rects blended; 250x250
23247.933884 Ops/s; rects composition (!); 15x15
10993.073048 Ops/s; rects composition (!); 75x75
3595.905172 Ops/s; rects composition (!); 250x250
After:
87271.145975 Ops/s; rects (!); 15x15
32347.744361 Ops/s; rects (!); 75x75
5884.177215 Ops/s; rects (!); 250x250
73500.000000 Ops/s; rects blended; 15x15
33580.882353 Ops/s; rects blended; 75x75
5858.811749 Ops/s; rects blended; 250x250
25582.317073 Ops/s; rects composition (!); 15x15
6664.728682 Ops/s; rects composition (!); 75x75
14965.909091 Ops/s; rects composition (!); 250x250 [suspicious]
This has no impact on Cairo, but I have a suspicion from watching xtrace
that Qt likes to blit thousands of 1x1 rectangles with the same colour.
However, we are still around 2-3x slower than the reported figures for
EXA!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c8e10f7791fecf0fed7ad606db062d87d8ff263c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed May 12 12:41:00 2010 +0100
debug: Add names for operators
Most useful for confirming my worst fears: unwarranted use of
OutReverse + Add.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6ea8ce640fbc7e5054b521a6f70b303945d0e849
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 19:35:59 2010 +0100
xvmc: Build fix with -pedantic
Fixes:
Bug 27352 - RPMLINT error causes build breakage
https://bugs.freedesktop.org/show_bug.cgi?id=27352
Reported-by: Johannes Obermayr <johannesobermayr@gmx.de>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e1b7e8bf1d475b3d00adcb96e6002c20c9e70d1c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 15:50:23 2010 +0100
drmmode: Reorder i830_set_pixmap_bo() so that the correct stride is used.
The pitch needs to be set on the pixmap prior to the private
intel_pixmap structure being created so that it can record the correct
value from the pixmap.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dfbaf9aab80cf33d47148f087fa747eacd508b05
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 14:54:15 2010 +0100
i830: Never create a bo for depth=1 pixmaps.
As we can not accelerate these either as a destination or a source,
don't bother allocating a buffer object for them.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5b7efe375ae951ffcdb2c81e2ad8a2ed86ffbdf2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 14:53:29 2010 +0100
i830: Use set_pixmap_bo() instead of open-coding.
The advantage is that this enables in-flight reuse of the old pixmap if
possible.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad8af95dd35921118f45d6cff355c80cf0906ff0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 14:52:54 2010 +0100
i830: Do not cache in-flight non-reusable buffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f1048e14d5ef34970cb717e2a37d1c6bb4ea3a34
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 11:39:46 2010 +0100
i965: Add texformats mapping for additional pixman formats
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a35afd4a2df8bab543700d874274228eddccae5b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue May 11 11:26:33 2010 +0100
uxa: Recheck texture after acquiring pattern.
As the first step to handling unsupported texture formats, double check
that the converted pattern can be used as a texture by the card.
Fixes: rendercheck -t repeat
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d745cab6c45b9fce5e46eacbdd04ceae911fddbb
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 10 22:58:49 2010 -0700
Must call ValidateGC in i830_uxa_put_image for scratch GC
Always need to call ValidateGC or the scratch GC will not get the
right composite clip.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 3eded4202ea00d42edf5edad831484ebc6c0c826
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 23:38:17 2010 +0100
i915: Fix pixmap based masks.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1ecd89be039b642affb2f9933f4341d186cb4dea
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 23:33:52 2010 +0100
uxa: Protect against valid SourcePict in uxa_acquire_mask()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a8761585ef0b37736d302299d6b03e0957ad3e16
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 19:38:24 2010 +0100
i830: Minor cleanup
Remove some extraneous prototypes and unused variables.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9e9b0d85da801f1f95c7bc7e99566fe7056f5813
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 18:37:02 2010 +0100
i830: Update stride when swapping bo for PutImage
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0d4dd00aeafdd625ffe902e26e666b63a0842adc
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 12:10:09 2010 +0100
uxa,i915: Handle SourcePict through uxa_composite()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 21c1c3c7f6eb2b5070d2153b15a8fb1afe938bbb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 10:19:28 2010 +0100
i915: Use 1x1R pixmap for solid drawables
x11perf has a regression
https://bugs.freedesktop.org/show_bug.cgi?id=25068
caused by
commit e581ceb7381e29ecc1a172597d258824f6a1d2d3
i915: Use the color channels to pass along solid sources and masks.
Do not convert 1x1R pixmaps into a solid color as the readback from the
bo negates all the performances advantages of using a smaller vertex
buffer and fewer samplers.
Before (PineView):
aa=66800 glyph/s, rgb=28800 glyphs/s
Now:
aa=96800 glyphs/s, rgb=48500 glyphs/s
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f52b6e832292c02c0010b19882e38e1097beeda0
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon May 10 09:39:44 2010 +0100
uxa: Rearrange checking and preparing of composite textures.
x11perf regression caused by 2D driver
https://bugs.freedesktop.org/show_bug.cgi?id=28047
caused by
commit a7b800513fcc94e063dfd68d2f63b6bab7fae47d
uxa: Extract sub-region from in-memory buffers.
The issue is that as we extract the region prior to checking whether the
composite can in fact be accelerated, we perform expensive surplus
operations. This is particularly noticeable for ComponentAlpha text,
such as rgb10text. The solution here is to rearrange the
check_composite() prior to acquiring the sources, and only extracting
the subregion if the render path can not actually handle the texture.
Performance (on PineView):
a7b800513^: aa=68600 glyphs/s, rgb=29900 glyphs/s
a7b800513: aa=65700 glyphs/s, rgb=13200 glyphs/s
now: aa=66800 glyph/s, rgb=28800 glyphs/s
The residual lossage seems to be from the extra function call and
dixPrivate lookups. Hmm. More warning is the extremely low performance,
however the results are consistent so the improvement looks real...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 848ab66384508c3ad3e5fb4884e4527f3ebd3bde
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat May 8 18:36:55 2010 +0100
uxa: Transform composites with a simple translation into a blit
We can also convert a composite with an integer translation into a
blit, so long as the sample extents remains within the source.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a7b800513fcc94e063dfd68d2f63b6bab7fae47d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 14 21:14:34 2010 +0100
uxa: Extract sub-region from in-memory buffers.
If the buffer is too large or not suitable for a GPU operation, we
currently fallback and perform the composite on the CPU. An alternative
is too extract the small region out of the source (as usually the
sample extents are much smaller than the actual surface size) and try
the composite with the new surface.
The effect is particularly noticeable on pathological websites that use
very large background images. For example, http://www.woodtv.com/ uses a
1299x15000 pattern that is obscured by another opaque pattern.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8562b7bc6740eef2602af76b8685388efd2d4d37
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Apr 27 10:27:44 2010 +0100
i830: prepare the uxa pixmap for fbCopyArea.
Complete the prepare access for the PutImage fallback via fbCopyArea(),
by remembering to set the private pointer to the GTT mapping.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9a5cd65b593ea82e56e0c403f7ddcc2420a64dc3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 26 09:07:07 2010 +0100
i830: if pixman_blt() fails fallback to fbCopyArea()
On older versions of pixman, pixman_blt() can return false if the images
are <= 8bpp. If we are being called from CopyArea, then we cannot return
FALSE here as that will trigger an infinite recursion. Instead we must
manually perform the fallback using fbCopyArea().
Reported-by: Peter Clifton <pcjc2@cam.ac.uk>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 86d349aa7b0a596fbb9530e896c19349405bf3ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 26 09:12:54 2010 +0100
i830: tidy in flight bo reuse.
A left-over cleanup patch for c374c94. *sigh*
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 72fd7d191c33c8d0b75b06ab0717d7ca0d4e019a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Apr 19 21:56:57 2010 +0200
Fix "make dist"
This is some fallout from my xvmc cleanup.
Original-Patch-by: Rico Tzschichholz <ricotz@t-online.de>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 9494f4e91f8c8c7a0f8d61c6883c9bfceb2cec46
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Fri Apr 16 22:24:01 2010 +0200
i810: adjust the pitch for DRI rendering
Current code forgot to adjust the pitch of the frontbuffer.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=16729
commit c374c94e41d6e7d677334171e3255778d77cbe18
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 31 11:50:27 2010 +0100
uxa: Reuse in-flight bo
When we need to allocate a new bo for use as a gpu target, first check
if we can reuse a pixmap that has already been relocated into the
aperture as a temporary target, for instance a glyph mask or a clip mask.
Before:
backend test min(s) median(s) stddev.
xlib firefox-planet-gnome 50.568 50.873 0.30%
xcb firefox-planet-gnome 49.686 53.003 3.92%
xlib evolution 40.115 40.131 0.86%
xcb evolution 28.241 28.285 0.18%
After:
backend test min(s) median(s) stddev.
xlib firefox-planet-gnome 47.759 48.233 0.80%
xcb firefox-planet-gnome 48.611 48.657 0.87%
xlib evolution 38.954 38.991 0.05%
xcb evolution 26.561 26.654 0.19%
And even more dramatic improvements when using a font size larger than
the maximum size of the glyph cache:
xcb firefox-36-20090611: 1.79x speedup
xlib firefox-36-20090611: 1.74x speedup
xcb firefox-36-20090609: 1.62x speedup
xlib firefox-36-20090609: 1.59x speedup
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 96aa7a236ac0605324a94f7b7d10413cb219f071
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 14 15:04:53 2010 +0100
i830: Allocate bo's for glyphs larger than 32x32.
As we only use the glyph cache for small glyphs, those large than 32x32
will first be copied to a bo and used as a mask in a composite
operation. We can avoid the allocation and upload per use by allocating
a bo for the over-sized glyph from the start. As the glyph is large
anyway, the excess memory allocation is less significant.
Using normal font sizes, firefox shows no change - as expected. However,
using the 36 font size traces, we see around a 10% improvement on g45.
Before:
xcb firefox-36-20090609 127.333 127.897 0.22%
xcb firefox-36-20090611 87.456 88.624 0.66%
xcb firefox-20090601 19.522 20.194 1.69%
xlib firefox-36-20090609 201.054 201.780 0.18%
xlib firefox-36-20090611 133.468 133.717 0.09%
xlib firefox-20090601 23.740 23.975 0.49%
With large glyphs in bo:
xcb firefox-36-20090609 117.256 118.254 0.42%
xcb firefox-36-20090611 79.462 79.962 0.31%
xcb firefox-20090601 19.658 20.024 0.92%
xlib firefox-36-20090609 185.645 188.202 0.68%
xlib firefox-36-20090611 123.592 124.940 0.54%
xlib firefox-20090601 23.917 24.098 0.38%
Thanks to Owain G. Ainsworth for the suggestion!
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d17bd50af367bead84985c22fdd43d264a5f072
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 14 14:54:34 2010 +0100
Revert "Revert "uxa: Try using put_image when copying from a memory buffer.""
This reverts commit 6d50553e8f70d8f2142efdfd6c90bc27a599d0bc.
Now we have taught the fallback path not to infinitely recurse,
re-enable the accelerated path for ShmPutImage and friends.
commit 1cc2c2c44ac72460cf1c4e6bdc13c612235809c9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Apr 14 11:18:25 2010 +0100
i830: Use pixman_blt directly for performing the in-memory copy
In order to avoid an infinite recursion after enabling CopyArea to use
the put_image acceleration to either stream a blit or to copy in-place,
we cannot call CopyArea from put_image for the fallback path. Instead,
we can simply call pixman_blt directly, which coincidentally is a tiny
bit faster.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 324a2810da3fbae35637ba9080f31f9383db0868
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Apr 13 08:39:43 2010 +0200
i830 render: check aperture space requirements
No point not doing this.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 804263c10df2fedb2f0debab6cdfaa6a89184a42
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Sun Apr 11 12:56:24 2010 +0200
render: tell the kernel explicitly when fences are needed
This slighlty improves xrender performance on fence reg starved
i8xx hw.
I've also changed a few function calls to the new names from the
compat ones while looking at the code.
The i915 textured video path is not converted because atm the xv
code does not use tiled surfaces.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit a619a7831228dc52f0fef7d92c92f701e5aeaa94
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Apr 8 18:49:01 2010 +0200
i915 render: use tiling bits where possible
This is in preparation to explicit fence allocation with execbuf2.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 55cd36046e61e8d51b5cb754a81cdb54e3eab166
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Apr 8 14:48:35 2010 +0200
i830 render: use tiling bits where possible
This is in preparation to explicit fence allocation with execbuf2.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 6d50553e8f70d8f2142efdfd6c90bc27a599d0bc
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 12 13:44:31 2010 -0700
Revert "uxa: Try using put_image when copying from a memory buffer."
This reverts commit 27195d7dba0f3ff08b92f3fd916cdf5113cbef58.
put_image often calls copy_area. Which calls put_image. Exhausting of
the stack follows.
commit 28024f6c5f351ce4cb3434998d5dbfbeded7c606
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Apr 12 13:44:01 2010 +0100
Revert "uxa: Add fallback warnings for PutImage."
This reverts commit 299b0338d0811192dc4f8eae5d79453e9882c5d1.
A debugging patch, it was never intended to go into master
commit 27195d7dba0f3ff08b92f3fd916cdf5113cbef58
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 31 20:30:27 2010 +0100
uxa: Try using put_image when copying from a memory buffer.
Often, for example in the fallback for ShmPutImage, we will attempt to
use uxa_copy_area() copying to a normal pixmap from a memory buffer.
This triggers a fallback, and maps the destination pixmap back into the
GTT. The accelerated put_image path will attempt to stream a blit to the
destination pixmap if it is currently active, avoiding the stall.
commit 385563417d10b5e8a005bed6ae4de9a8fac1b407
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 30 21:10:50 2010 +0100
Review i830_pad_drawable_width()
We appear to have a confusion of stride in terms of pixels, pitch in
terms of bytes and the actual width of the surface.
i830_pad_drawable_width() appears to be operating aligning *pixels* to a
64 pixel boundary and has never used the chars-per-pixel causing
considerable confusion in its callers. Remove the parameter and ensure
that the callers are expecting a value in pixels returned, multiplying
by cpp where necessary to get the pitch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 299b0338d0811192dc4f8eae5d79453e9882c5d1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 25 13:43:26 2010 +0000
uxa: Add fallback warnings for PutImage.
commit 80f52482c7cde000a76b91fe3d8b6c16baf2141f
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Apr 8 22:30:33 2010 +0200
XvMC: fix memory overflow
Caught by a malloc library assert.
Note to self: Don't just copy&paste codelines around :(
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Buzilla: https://bugs.freedesktop.org/show_bug.cgi?id=27540
Tested-by: Nick Bowler <nbowler@draconx.ca>
Tested-by: Calvin Walton <calvin.walton@gmail.com>
commit 3d7723526b181686d62f09f81fba3ccdbf7d2b1a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Apr 8 22:21:01 2010 +0200
Xv: fixup overlay stride confusion
For some reason I've made a mess out of the overlay stride constrains.
Fix it up.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Tested-by: Calvin Walton <calvin.walton@gmail.com>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=27453
commit bdf0ee509c26ab35e60f3ed02549efa435be032f
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Apr 8 13:29:04 2010 +0200
i965 Xv: fix chroma pitch
In my recent fix for the chroma pitch for i915 xvmc I've forgotten about
i965 class hw. For videos with a non-even sized stride (measured in dwords)
the chroma pitch was internally incosistent and one dword off.
Fix this by using pitch2 for the chroma pitch in i965 textured video like
everywhere else.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=27417
Tested-by: Nick Bowler <nbowler@draconx.ca>
Tested-by: Sven Arvidsson <sa@whiz.se>
commit f6cb28e909c8685474e69e8bd8600f146d3a74e9
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Mar 11 15:37:54 2010 +0100
libXvMC: rip out debug stuff
Almost totatlly unused, but surely totally useless.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 676028ec0cbd4fadded92feefc8371e075abcc12
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 19:23:06 2010 +0100
libXvMC: unify CreateSurface
Simply store the desired bo size in intel_xvmc_context and initialize
it in the driver's create_context function.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 3f590a4577f554313e7577205e471757a39129b6
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 19:04:51 2010 +0100
libXvMC i915: kill unused context private fields
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 8a31dacb067f813a5b0eafc16d265434e48ec5fc
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 18:59:29 2010 +0100
libXvMC: derive driver context from struct intel_xvmc_context
... by putting struct intel_xvmc_surface at the beginning. Also kill
the common context handling code and simply keep a pointer in the
surface private to the context.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 16e5edde4d97e1818e0dbfbc165bd8199f697336
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 16:51:10 2010 +0100
libXvMC: unify DestroySurface
Surface bo's can be freed by the common code, then there's nothing
driver specific left.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 5f64122551f2d8d41d745351b2e4e68208aa6084
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 16:25:57 2010 +0100
libXvMC: drop get_surface_status driver callback
It's unused. Also drop all related generic code that tries to do
clever stuff with this callback. These are all remnants from a
pre-gem world.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 6c44ce9e127e531224bac825da7918800a3e6a1a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 16:20:03 2010 +0100
libXvMC i915: s/i915XvMCSurface/struct intel_xvmc_surface/
The private surface struct now adds nothing. Drop it.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 583ec1f2f7ed32bb42c98baa1ca0fc3735b69b11
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 15:55:44 2010 +0100
libXvMC i915: rip out unneeded surface fields
All of these are also stored in the context. Also kill the context
reference counting. Doesn't serve a purpose besides occupying a
pointer to the context in the private surface struct.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit c9aaaed829731cda22d057d6ac6424c587770973
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 15:27:02 2010 +0100
libXvMC: unify PutSurface
Now that the drm bo is in the common structure, do the PutImage
handling in common code, too.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 4edff6c972311df2370a8323e346eeabd49ced35
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 15:13:41 2010 +0100
libXvMC: move drm_intel_bo to common intel_xvmc_surface
i965 lost the last field in it's private surface struct. Kill it
and any associated headers.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 9eeabf876d1f70f5525bbac438414557dd2d4335
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 15:00:58 2010 +0100
libXvMC: derive driver surfaces from struct intel_xvmc_surface
... by putting struct intel_xvmc_surface at the beginning. This
will allow to consolidate surface and bo handling.
Also kill some now dead code used to handle the common surface
structure.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit a0058369bbdfb49f8df5ee1e50671115927d3565
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Mar 10 14:31:40 2010 +0100
XvMC: kill intel_xvmc_command
We only passed around and actually used the gem handle. Don't
need a struct for one field alone ...
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 79fe4caafd21f6ca262901eac4a66ce5a4eaf548
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 9 16:20:33 2010 +0100
XvMC: dynamically allocate adaptor
And kill all the static structures. This way it's clearer what's
common and what's specific. And the code is shorter too.
Also clean up src/i830_hwmc.c - kill the nonstandard surface types
for i915 and the associated code.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 00b63ecb192b7eafea9482bf5c5c5d442ce2c6fc
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 9 15:29:15 2010 +0100
XvMC: directly set driver type in context creation
Instead of threading it through a global variable.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 411cdcb6fcb60085191cf712aba1e0977f145256
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 9 15:23:02 2010 +0100
XvMC: init driver in one function call
No point splitting this up. Gets rid of two #ifdef INTEL_XVMC blocks
in i830_video.c.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit b666e3e29f22894f43a8e9f7f3d1b950d431c42d
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 9 14:56:44 2010 +0100
XvMC: move i965 specific stuff to common context
Like for the i915. With this create_context is now also shared.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit e0068b1e63bc914940dbeb52de46657fcf5da1ea
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 9 14:44:53 2010 +0100
XvMC: move i915 specific stuff to common context
Doing the same with the i965 code will allow us to share the
create_context function.
src/i915_hwmc.h is now almost empty. Move the last #defines to
src/xvmv/i915_xvmc.c where they are actually used and delete the
file.
Also rename the ddx context struct to something sane.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 8cab7b84da6d06c20ad9dbbcd8f3f3d971b438e7
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 9 14:02:23 2010 +0100
XvMC: unify destroy context function
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 323464b8e2669423df573a18fd1137cb3cad6700
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 23:46:25 2010 +0100
XvMC: clean up i830_hwmc.c
- Drop unnecessary macros
- Denote i965 specific stuff
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit cfa907adf800e91a3c1f4698ac701b9b83fa600b
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 23:41:56 2010 +0100
XvMC: unify surface functions
Like for the subpicture stuff, share the "do-nothing" functions ...
And fix function name spelling, too.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 036cd4bb82131c08b79f596667f00b19a0c8ab79
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 17:33:18 2010 +0100
i965 XvMC: don't create any surface state in the ddx
Like for i915. Also drop that now totally superflous limit on the
available surfaces.
Move the surface struct into the userspace library header now that
the ddx doesn't use it anymore.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 69218cc1b51acfee91b471bb973a4419b79cdd85
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 17:05:25 2010 +0100
XvMC: unify subpicture functions
The XvMC driver api in the server is insane. Even for optional stuff
like subpicture support it doesn't check for NULL-pointers. So we
have to retain some dummy functions.
Wonder how many copies of these things exist on fdo ...
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 5d104e9c5cd5cd2d34c9035dd38794fa9b5578f3
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 17:03:36 2010 +0100
XvMC: unify PutImage handling
Both xvmc are handing in the bo in the exact same way. So move the code
to src/i830_video.c and kill this great oeuvre of spaghetti-code.
The xvmc driver ini and fini also lost their last use, kill them, too.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit ebc0ffba79cc4bd564a8bd97327f24a1d15b3d1a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 16:36:24 2010 +0100
XvMC: merge *_hwmc.c into i830_hwmc.c
After unifying i915 and i965, not much will be left of these files.
Therefore merge them to make the following changes easier.
This creates some warnings about some redefined macros, but when this
is all cleaned up they'll all be gone.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 8199f8f191f8385ef3a228e0ec014a8bbd44002b
Author: Daniel Vetter <daniel@fliege.ffwll.ch>
Date: Sun Mar 7 23:17:49 2010 +0100
i915 XvMC: kill more subpict support remnants
This things just won't die!
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 29ba8a84f7cf5c29a5f38688a1ac0ccf41d8e4ec
Author: Daniel Vetter <daniel@fliege.ffwll.ch>
Date: Sun Mar 7 23:16:28 2010 +0100
XvMC: everyone's using execbuffer!
XvMC was switched over from batchbuffers a few years ago ...
Signed-off-by: Daniel Vetter <daniel@fliege.ffwll.ch>
commit 440b4d207b730112169827d0b90b46596659b504
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 29 11:20:20 2010 -0700
Increase version to 2.11.0
In preparation for release.
commit 1119c4523889ddedecf1722f0e9a2e4a7ad326b2
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 29 11:19:31 2010 -0700
NEWS: Add release notes for the 2.11.0 release.
Hurrah! We made it.
commit df3b26847914557eb3c9c70732d91169b1936d77
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Mar 26 10:44:55 2010 -0700
DRI2: release our private front buffer ref when buffer swapping
Pauli pointed out that we take a ref on the front buffer when exchanging
but forget to release it. The ref is necessary since the set functions
will drop refs as necessary, but once we set the front buffer to point
at the back pixmap, we ned to release our private ref again, or we'll
leak buffers.
Reported-by: Pauli Nieminen <suokkos@gmail.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 362a49e71fc41541b6dc121660d98e29da4b14e8
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Thu Mar 25 10:07:41 2010 -0400
uxa make: remove unused XORG_INCS and DIX_CFLAGS variables
Most likely copied from xserver makefile.
Acked-by: Dan Nicholson <dbn.lists@gmail.com>
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 0d1ac4da5288a621d0493cb109fcd1e040e6c5a7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 25 09:12:09 2010 +0000
uxa: Perform the xrgb -> argb conversion not inplace
After reports of segmentation faults caused by
d6b7f96fde1add92fd11f5a75869ae6fc688bf77 and vmware, the most obvious
cause would be illegally writing to the src data when performing the alpha
fill inline. So force the image upload to go via a fresh buffer whenever
we need to modify the incoming data.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reported-and-tested-by: Jeff Chua <jeff.chua.linux@gmail.com>
commit 0c47195ca805881e3fbd5b9224be5c930feeeb8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 24 17:37:39 2010 +0000
i830: Clip solid fills to surface.
There is a reasonable surfeit of evidence to support this error,
for instance: http://bugs.freedesktop.org/attachment.cgi?id=34417
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5537079c29a56133446f1874d24d9e6516825edb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 24 14:59:20 2010 +0000
uxa: After filling the alpha channel xrgb src is compatible with argb dst.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 90a971c60769781f53827b469a9be3aab14cf71c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 24 14:50:45 2010 +0000
uxa: Only reduce a composite to a BLT if it is wholly contained
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2eec53d0b9232970fe3d03ce6c8940ebeea44bee
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Mar 23 17:28:22 2010 +0000
uxa: Default to using TILING_X for pixmaps.
On memory constrained hardware, tiling is vital for good performance as
it minimizes cache misses. The downside is that for older hardware
(which often suffers from the lack of bandwidth) requires the use of
fences for many operations, which are in short supply and so may cause
shorter batchbuffers. However our batch buffers are typically short and
so this is unlikely to be a concern and not affect the performance wins.
A quick bit of testing suggests the effect is inconclusive on
firefox/i945:
linear tiled
xcb 205.470 206.219
xcb-render-0.0 404.704 388.413
xlib 166.410 170.805
A secondary effect of the patch is to workaround a G31 specific hang
when attempting to use linear 2048x2048 surfaces. Bonus!
Fixes:
Bug 25375 - Performance issue using texture from pixmap (tfp) glx extension on 945
http://bugs.freedesktop.org/show_bug.cgi?id=25375
Bug 27100 - GPU Hung copying a 2048x1152 pixmap
http://bugs.freedesktop.org/show_bug.cgi?id=27100
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Tested-by: John <jvinla@gmail.com>
commit 9c037f61a490c96f9095f7ff3fecbf41f5efe9f7
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 22 15:23:04 2010 -0700
Update version to 2.10.903
For today's snapshot.
commit 11142cffe4bc81e1ce465ea725fcaef024130082
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 22 15:22:28 2010 -0700
NEWS: Add notes for 2.10.903
For today's snapshot.
commit f206816154fd44e61b0bdeaab1aa4c5359c3b70a
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 22 14:14:46 2010 -0700
man: Update list of available 'sclaing mode' property values.
Include the names from the current kernel driver along with accurate
descriptions of each. Indicate how to use the values with:
xrandr --output output --set property value
and point the user to "xrandr --prop" for an accurate list of
currently available values.
Closes bug:
xf86-video-intel manpage needs update for KMS xrandr properties
http://bugs.freedesktop.org/show_bug.cgi?id=25606
commit d1dfab6b1649214177435629d8e85239dbe44d89
Author: Matthias Hopf <mhopf@suse.de>
Date: Wed Mar 17 15:13:51 2010 +0100
Clear drmmode_output->mode_output in drmmode_output_destroy().
commit 10cd04a84bcb6313903fc23b2d7791658ebc6b8e
Author: Li Peng <peng.li@linux.intel.com>
Date: Sat Mar 20 00:21:48 2010 +0800
Initialize flip_count before using it
Otherwise it would be a random value and drmmode_page_flip_handler()
won't have a chance to call I830DRI2FlipEventHandler() and indicate
a full page flip is complete.
Signed-off-by: Li Peng <peng.li@intel.com>
commit 3d4b3f257fbbb69c6f236d9803abe54a90d7d434
Author: Dave Airlie <airlied@redhat.com>
Date: Thu Mar 18 12:48:39 2010 +1000
intel: free bus id in error path after printing it out.
the error message prints out a freed string, spotted during
code reappropriation to radeon driver.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 31d5f84bb4416ef92abd97264d52cdab7a184687
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Mar 17 09:11:05 2010 +0000
i915: Correct preamble for emit_composite
Fixes:
http://bugs.freedesktop.org/show_bug.cgi?id=27123
Fatal server error:
i915_emit_composite_setup: ADVANCE_BATCH: under-used allocation 100/104
Introduced with commit d6b7f96fde1add92fd11f5a75869ae6fc688bf77.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit d6b7f96fde1add92fd11f5a75869ae6fc688bf77
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Mar 6 15:49:04 2010 +0000
Fill alpha on xrgb images.
Do not try to fixup the alpha in the ff/shaders as this has the
side-effect of overriding the alpha value of the border color, causing
images to be padded with black rather than transparent. This can
generate large and obnoxious visual artefacts.
Fixes:
Bug 17933 - x8r8g8b8 doesn't sample alpha=0 outside surface bounds
http://bugs.freedesktop.org/show_bug.cgi?id=17933
and many related cairo test suite failures.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 910fd171a00227025abc8bcc286a740f5bae895b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Mar 5 14:32:13 2010 +0000
i830: Remove coord-adjust for nearest centre-sampling.
Fixes a number of cairo test suite failures.
Also affects:
Bug 16917 - Blur on y-axis also when only x-axis is scaled bilinear
http://bugs.freedesktop.org/show_bug.cgi?id=16917
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 753914acc31947df8e9f2fa3b9c39de745098709
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 15 17:32:57 2010 -0700
Bump version to 2.10.902
For the imminent 2.10.902 snapshot release.
commit 185196cb010cb8426ca929a9dc3f028ec9b383db
Author: Carl Worth <cworth@cworth.org>
Date: Mon Mar 15 17:32:20 2010 -0700
NEWS: Add notes for the 2.10.902 snapshot.
Which I'm about to push out.
commit 318aa9ed799197810e2039dbe3ec51559dcc888c
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 8 23:22:53 2010 +0100
i915 XvMC: fixup colors
My cleanup accidently created a inconsistency in the YUV plane ordering.
I think we can safely assume that I'm colorblind ;)
As Carl Worth rightly pointed out, this change deserves a more elaborate
explanation:
For Xv planar formats, the three planes are stored consecutively in
memory, ordered Y U V. Now for some totally odd reason (= none at all),
i915 xvmc stored it in Y V U order. Right after the release of 2.10, with
commit "Xv: consolidate xmvc passthrough handling" I've inadvertently
broken xvmc support (which started this whole odyssey into xvmc). When
fixing stuff up, I neglected this special plane ordering and simply
assumed it to be the same as Xv and dropped that special case for i915 in
src/i830_video.c. This patch completes the change to standard YUV plane
ordering by making the corresponding change in src/xvmc/i915_xvmc.c.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 68629b63740fb6e62c258b8a46669e77660fa4e4
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 8 15:42:39 2010 -0800
DRI2: make WaitMSC error handling more consistent with ScheduleSwap
Just make it mirror ScheduleSwap: complete the wait on any error
condition so as not to crash the client if the kernel is misbehaving.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 6df74e61afb7831ebf3fbab8782f46ddccbe262b
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 8 15:33:20 2010 -0800
DRI2: truncate OML values to 32 bits
We can only handle 32 bit values unless we totally virtualize the count,
since the kernel only handles 32 bits itself. Rather than adding all
that overhead, just tolerate the occasional missed event everytime the
counter runs over.
Reported-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit c66d57080dc034aa7877f47612065e388bbc38a2
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 8 15:26:24 2010 -0800
DRI2: more WaitMSC fixes
A couple more niggles: make sure we return a target_msc that at least
matches the current count; this is a little more friendly to clients
that missed an event. Also check for >= when calculating the remainder
so we'll catch the *next* vblank event when the calculation is
satisfied, rather than the current one as might happen at times.
Reported-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 7845c6ade82085488192bd76729d92fb7b534cc0
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 8 15:19:14 2010 -0800
DRI2: fixup stray curly brace
Got left in the wrong column after the last cleanup.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 9656d329e4df28cfe138b657d04e5136bc794ce2
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 8 14:34:04 2010 -0800
Put back the pitch alignment for new framebuffers.
I confused a dead assignment with dead code, because one of the args
to the function was an outvalue. Fixes corruption under compiz.
Bug #26814.
commit b71ca26a026a356763c51c763bcdd8024fc4a783
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 8 11:27:42 2010 -0800
DRI2: fixup ScheduleWaitMSC similarly to ScheduleSwap
My merge of Mario's patch for this was botched. Fix it up so that OML
waits work correctly, and remove a bogus warning from ScheduleSwap.
Reported-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 06b54e089eb21736e6d4f6462bbfca987be0c5cc
Author: Matt Turner <mattst88@gmail.com>
Date: Sun Mar 7 14:27:27 2010 -0500
Don't check for Xinerama.
It doesn't seem to be used anywhere, so don't require it.
CC: Eric Anholt <eric@anholt.net>
CC: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Matt Turner <mattst88@gmail.com>
commit 8ece6cf5afa1bb0d8d9328696422f42f3c3adbd6
Author: Robert Hooker <sarvatt@ubuntu.com>
Date: Sat Mar 6 14:09:12 2010 -0500
Fix build against xserver 1.6 branch.
Signed-off-by: Robert Hooker <sarvatt@ubuntu.com>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1cd556420277f103c47ade422f3ec8f8efb2d282
Author: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Date: Fri Mar 5 12:32:18 2010 -0800
DRI2: handle target_msc, divisor and remainder properly in DRI2ScheduleSwap
The current code in I830DRI2ScheduleSwap() only schedules the correct
vblank events for the case divisor == 0, i.e., the simple
glXSwapBuffers() case.
In a glXSwapBuffersMscOML() request, divisor can be > 0, which would go
wrong.
This modified code should handle target_msc, divisor, remainder and the
different cases defined in the OML_sync_control extension correctly for
the divisor > 0 case.
It also tries to make sure that the effective framecount of swap
satisfies all constraints, taking the 1 frame delay in pageflipping mode
and possible delays in blitting/exchange mode due to
DRM_VBLANK_NEXTONMISS into account.
The swap_interval logic in the X-Servers DRI2SwapBuffers() call expects
the returned swap_target from the DDX to be reasonably accurate,
otherwise implementation of swap_interval for the glXSwapBuffers() as
defined in the SGI_swap_interval extension may become unreliable.
For non-pageflipped mode, the returned swap_target is always correct due
to the adjustments done by drmWaitVBlank(), as DRM_VBLANK_NEXTONMISS is
set.
In pageflipped mode, DRM_VBLANK_NEXTONMISS can't be used without severe
impact on performance, so the code in I830DRI2ScheduleSwap() must make
manual adjustments to the returned vbl.reply.sequence number.
This patch adds the needed adjustments.
Signed-off-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
commit 13119ffc034a3e9d6c76339d4fedc62bb3b41257
Author: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
Date: Fri Mar 5 11:33:45 2010 -0800
DRI2: make MSC waits handle specific target_mscs and divisor/remainders
Previous code only handled divisor == 0 case correctly. This should
honor a given target_msc for the divisor > 0 case and handle the
(msc % divisor) == remainder constraint correctly.
Signed-off-by: Mario Kleiner <mario.kleiner@tuebingen.mpg.de>
commit b6e0b92f398823629ba8a1ea8f5e62fbf959e725
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Mar 4 10:07:26 2010 -0800
DRI2: handle offscreen drawables better at swap time
If a drawable isn't visible due to DPMS or redirection, we'll just blit
it rather than schedule a swap event. However, we didn't reset the
target_msc, so the swap target we receive from the server could get out
of sync with the vblank count of the drawable's display. So at DPMS on
time, the swap target would be the last good vblank count plus some
large number (since the swaps won't have been throttled).
Solve this by zeroing out the swap target like we should when we fall
back to a blit. Also make the kernel error cases more friendly by
making them fall back to blits too.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 54ac4e2df987b72529a523ffbde357bec27e3658
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Mar 4 21:34:52 2010 +0000
Rate limit batch buffer error.
Once we hit this error it's unlikely that we're coming back - so don't
flood the logs with redundant information.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 066d9b64ee243e0d255d7e12c2134951eef4ade7
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Mar 4 20:50:20 2010 +0100
i915 XvMC: kill dead code
This kills one wip remnant from my i830_memory cleanup and the last
remainings of the subpicture support.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 7b7c724da97f358f5d2d4d4dae75cfc85bde2c62
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 10:29:09 2010 -0800
Remove remaining fbOffset setting.
In the long long ago, fbOffset was used for DGA. The server now has
only one reference to fbOffset, a leftover setting of it in fbdevhw.
We can safely ignore it now, which is good since we weren't updating
it in other places where the front buffer offset could change.
commit 15026d64d3c0d8ad96e0a73fcae3103d1c41fd46
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 10:28:09 2010 -0800
Remove a piece of fbOffset cruft from non-DRM support.
commit e8e615289213ba1704e402b923c51ce9d196f06f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 10:27:51 2010 -0800
Remove i830_allocate_2d_memory() now that it only called one function.
commit e37b562083aa3293e0c009171724a3f122d8a32d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 10:23:12 2010 -0800
Init CRTC cursors with CRTC setup instead of i830_memory.
commit a36bdaba6136054ae7c67943ca0215cfd177bc5b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 09:47:10 2010 -0800
Remove intel_sync() at teardown time.
The kernel's still running after we're gone. This didn't matter.
commit 4ada6d7a856a941b834871ff8a7c5505ff26ae23
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 09:32:42 2010 -0800
Remove 3D state clobber on EnterVT, and always clobber at batch start.
We know that it's clobbered at each batchbuffer, anyway. And even if
this server isn't running DRI2, it can still be clobbered at batch
start in the KMS world.
commit d92d42303e5ca9f4208ed97823ad8f691121370f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 09:31:56 2010 -0800
Remove pre-2.6.29 error message handling since we require KMS.
commit faecd155c49229499e29815eb6e79662ed33ddd5
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 4 09:31:15 2010 -0800
Move batch and 965 render state setup/teardown to screen init/close.
Whether we're VT switched or not shouldn't impact rendering.
commit 74e2b69a317cc728b00e675c18d2976987407aec
Author: Carl Worth <cworth@cworth.org>
Date: Thu Mar 4 09:51:03 2010 -0800
i915_hwmc: Remove dead code.
Daniel recently identified this code as unneeded (with an #if 0).
Here we take the next step and remove it entirely.
commit 1cc35a8ba403ad95b67caff46b803db1edea5ad3
Author: Carl Worth <cworth@cworth.org>
Date: Thu Mar 4 09:46:33 2010 -0800
uxa: Fix type mismatch to avoid compiler warning.
The code was using uint32_t where an XID (currently an unsigned long)
was specified in the prototype. Use XID to avoid both the warning and
any potential problem.
commit 1d6537ec57535183638c62e3099bc79786c682ca
Author: Carl Worth <cworth@cworth.org>
Date: Thu Mar 4 09:39:28 2010 -0800
i830_video: Remove unused variable.
Certainly just a little leftover from the recent rewrites.
commit 57c0043b9a519da5c9af29019ef632716782bda2
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:33 2010 +0100
Xv: fixup relocation in i965_video.c
The previous code made no sense, (multiplying an offset by 4 is
meaningless). It could have onlt worked with the offset being
fortuitously 0.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit e606be463f6359fd017791a8d4d85059831a5d41
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:28 2010 +0100
i830_memory: rip out the remainings of the old allocator
Yeah!
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 371be65fb74789250dbb1e332e46416d931da321
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:27 2010 +0100
XvMC: kill the pinned batchbuffer in the ddx code
It's been unused for quite a while.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit d5a20c81ab76129a1e0bcefecd9c4a10b5040af4
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:26 2010 +0100
i915 XvMC: kill pinned surface buffer in the ddx code
Like with the per context stuff, also drop the now artificial limit
on surfaces. Again, with that gone, a lot of code can be deleted.
Reviewed-by: Carl Worth <cworth@cworth.org>
commit e6eb257ad32b393fb67c506943d8ece98b9a8061
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:25 2010 +0100
i915 XvMC: kill pinned per-context buffers in the ddx code
There's now not a reason anymore to limit the number of active contexts.
So kill this accounting, too.
With that all gone, per-context state in the ddx is nil, so rip out
all associated code.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 47ae1181f6cfd2ab64cd5c8535289fdaa2a9fd9c
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:24 2010 +0100
i915 XvMC: don't stall the cpu anymore
Proper bo management ensures that the cpu doesn't step on buffers
used by the gpu. Drop the now unnecessary synchronization.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 9bba123c5f0f081562306c152e70221fc5041a3b
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:23 2010 +0100
i915 XvMC: drop superflous MI_FLUSH
Cache coherency is now fully under the control of gem.
For lack of hw documentation, I had to find out the correct cache
placements by trial and error:
Backward and forward surfaces: I915_GEM_DOMAIN_RENDER
Correlation data: I915_GEM_DOMAIN_SAMPLER
Changing any of them leads to visual corruptions, so I think these
are the correct ones.
Reviewed-by: Carl Worth <cworth@cworth.org>
commit b11623f20e303ae1d90d4a6bf0d5d73970b4e9bf
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:22 2010 +0100
i915 XvMC: switch surfaces to drm_intel_bo
Now the last user of the fixed buffers provided by the ddx is gone!
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit b7f79bfd40db3ed17d7a79750d007b57d7ed157a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:21 2010 +0100
i915 XvMC: switch corrdata buffer to drm_intel_bo
It works!
v2: Correlation data needs to be in the render cache!
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 62846d88d41f1bbbd16a6e700ca611656fa20f61
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:20 2010 +0100
i915 XvMC: switch msb to drm_intel_bo
Like for the static indirect state buffer.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit d27955c697e1768559957da8d61087644befd285
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:19 2010 +0100
i915 XvMC: switch sis to drm_intel_bo
I've decided to allocate a new buffer for every render command, to
prevent stalling for the gpu. libdrm bo reuse should take care of
not wasting memory in case the buffer is not busy.
Also always emit the full state, it's not worth it to complicate
the code over a few stores to wc memory.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 3203c66fbf04c55adba760e97c9fa1feb9e55f8d
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:18 2010 +0100
i915 XvMC: switch load_indirect_render_emit to batchbuffer macros
Like with one_time_state_emit, this preps for relocatable bo's.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit d30decae6a9db585f2d2589ae2c3d9e1f9acd33d
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:17 2010 +0100
i915 XvMC: switch psc to drm_intel_bo
Like with the sampler state buffer.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit b543c355f4fdcb64deb198765d9b8b86f7c234c2
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:16 2010 +0100
i915 XvMC: switch psp to drm_intel_bo
Like with the sampler state buffer.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 18c364084ce5495ffdfea38c17c1297d555c6c54
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:15 2010 +0100
i915 XvMC: switch ssb to drm_intel_bo
This also starts to kill the last remnants of the support for
physical addresses for the indirect state buffers. With gem this
would need kernel support (in the form of a new reloc type in
execbuf2).
This does not change the ABI between ddx and client libIntelXvMC.
I've decided to do this in one swoop when all the buffer rework is
done.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit fc9e44f01910eb9fd43def9b2ac531b0742d8b4e
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:14 2010 +0100
i915 XvMC: kill last_flip and last_render
Seems to be a remnant from i810 XvMC support. last_flip is always 0,
so serves no real purpose anymore. Kill it and the associated code.
With last_flip gone, last_render also lost its purpose. Kill it, too.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 04aa38a639fefcd00acb485f36ab18c2083ed1bb
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:13 2010 +0100
i915 XvMC: switch one_time_state_emit to batchbuffer macros
This is in preparation for real relocatable drm_bo's instead
of memory at a fixed address. By switching to the batchbuffer
macros (like i965 xvmc) we can use the nice OUT_RELOC macro.
Also align the code more with coding-style elsewhere, i.e. bitops
instead of bitfield structures. The bitfield structures are
quite a mess to work with the batchbuffer macros, so they were
getting in the way, anyway.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 24d787335a0c319b8d9243ea1f2726575cf73b2b
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:12 2010 +0100
XvMC: kill dead code in i915_xvmc.c
WIP code that hasn't changed for over two years is unlikely to
suddenly start progressing. Drop it. After all, git can easily
resurect it in cases it's needed.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 13266b152ae35ed54984844e3282cbdf20dc2e32
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 21:53:11 2010 +0100
XvMC: kill i830_memory in 965 class xvmc
Yes, this breaks binary compat of the struct passed around between
X ddx and the client libXvMC. But we always ship both, so they should
not get out of sync.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit d39d822cf887a861b37cee92c0b59533370ded2f
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:44 2010 +0100
i830_memory: hide as much of the old memory allocator as possible
The only user left of this stuff is the xvmc support.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 65267d4bfbf19942beab72858333c6ee3c719223
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:43 2010 +0100
i830_memory: switch frontbuffer to drm_intel_bo
Yet another user of i830_memory gone for good.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 06f147dc04629a8a1534703be570e7f25e41cdd9
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:42 2010 +0100
i830_memory: switch cursors to drm_intel_bo
Minus one user of i830_memory, some more to go.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 23d12e3b088f38d25e83d6501d553d98be442d49
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:41 2010 +0100
i830_memory: kill field "pitch"
Totally unused.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 2fb8feeb56fae364380ffd91749eeb69fb461cff
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:40 2010 +0100
i830_memory: rip out field "size"
Use the one in the drm bo instead.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 4d4d763b3d96e2cac99a0b7b03ad9bcaf4465c61
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:39 2010 +0100
i830_memory: kill field "tiling_mode"
Totally unused.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit d0800d098739d5e8ea94be9c5ed2f7a8a86c06dc
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:38 2010 +0100
i830_memory: no memory allocations without a bo!
Kill the corresponding !bo path in i830_free_memory.
Also kill another remnant of the pre-kms era in the same file, while I
was looking at the code.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 086c0e25cac1d3dd0a37def8b5cb82c1c6279edf
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:37 2010 +0100
i830_memory: rename i830_bind_all_memory to reflect code reality
It doesn't bind anything anymore, but does a few random things.
Give it a hopefully vague enough name to cover all cases ;)
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 2a989aa057cee74154419fd0a4911ba1e95582cf
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:36 2010 +0100
i830_memory: rip out the old video memory allocator
Besides the debug stuff the went away in the previous patch,
this stuff was totally unused ...
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit bf83b9a10254966cb73b24e08954154d4296dac3
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:35 2010 +0100
i830_memory: kill i830_desribe_allocations
Totally useless debug function from the pre-gem era. No point
to occasionally spam Xorg.log with a bogus "No memory allocations"
message.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit ff8a1e1cf728eeae848f6284bb4272193dfa918b
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:34 2010 +0100
i830_memory: rip out field "offset"
Use the one in the drm bo instead.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit e18ffceb142a9e18968900dd526a2d50fab72900
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Mar 2 09:22:32 2010 +0100
i830_memory: rip out field "end"
It's a left-over from the non-gem era and no longer used at all.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Eric Anholt <eric@anholt.net>
commit 5018fd3097d77a5f31af4cb27e39daa37557b64e
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 1 22:57:40 2010 +0100
libIntelXvMC: kill ums leftovers
On i965 class hw, kernel_exec_fencing was 1 always, anyway. And on
i945, this patch kills a memory leak (dunno how, but it does).
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit cb06aa32d433f54affe87da2cf964f0308d3c258
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 1 22:57:39 2010 +0100
Xv: fixup XvMC on i915
I've accidentally broken i915 xvmc due to alignment constrains that
break my assumption that Y-pitch == UV-pitch*2. Fix this up by consistenly
using dstPitch2 for the Y-pitch. This also unifies the dst pitch
computation slightly, now that the i915 xvmc special case is gone.
Bugzilla: http://bugs.freedesktop.org/show_bug.cgi?id=25949
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
(Minor edit to support compilation without INTEL_XVMC defined by
Carl Worth <cworth@cworth.org>)
commit 80f2a1f3b5e477a12899ea2251aebcfa62689943
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Mar 1 22:57:38 2010 +0100
Xv: fixup YUV plane offset for xvmc case
In my previous cleanup I've inadvertedly dropped the offset adjustment
code for the xvmc passthrough case. Fix this up.
Also reimplement that ugly hack I've accidently killed to keep i915 class
xvmc a tad bit longer on life support.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Tested-by: xunx.fang@intel.com
commit a0ee9c3d9c72962c8d513ec8c43dd4a21e316947
Author: Carl Worth <cworth@cworth.org>
Date: Fri Feb 26 17:05:45 2010 -0800
Update version number to 2.10.901
In order to make a new snapshot.
commit 63b8e890a134e5fc8242b655115491a3905ad0ff
Author: Carl Worth <cworth@cworth.org>
Date: Fri Feb 26 17:05:06 2010 -0800
NEWS: Add notes for the 2.10.901 snapshot.
From skimming the git lot since 2.10.0.
commit d5409303128f5c9ba940ab564ff407a82eabc597
Author: Carl Worth <cworth@cworth.org>
Date: Fri Feb 26 16:12:50 2010 -0800
Remove dead code: fill_detailed_lvds_block
All callers of this function were recently removed, so it can join
them in the bit bucket.
commit 7d0e6ff4dadcf243b1006ce6f85bd06c5f4e4908
Author: Adam Jackson <ajax@redhat.com>
Date: Wed Dec 2 12:05:52 2009 -0500
kms: Fix LVDS mode list construction.
Rather than mangle the EDID block and hope the server does the right
thing, just build a sensible mode list up front. Do this for LVDS where
there is no EDID or where it does not claim to be continuous-frequency
(since in the latter case, the server will add reasonable modes for us).
Signed-off-by: Adam Jackson <ajax@redhat.com>
commit 1730af4437530ab7f6fe6ca74b16efb4a843b3ae
Author: Carl Worth <cworth@cworth.org>
Date: Thu Feb 25 17:12:49 2010 -0800
NEWS: Fix typo (we just released 2.10 *not* 1.10)
Sigh. Every version number that must be typed manually will eventually
be typed incorrectly at some release. (I think that's Owne Taylor's
Law)
commit 529bf185fbcb9f7705b315a5106054ee25c1c77f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Feb 24 17:54:13 2010 -0800
In frame event handling, track drawable id instead of drawable pointer.
Windows aren't refcounted, so if the event came in after the window
was destroyed, we'd dereference garbage and segfault.
commit 633c7033170b0e9b468dbee444b94922f6c30940
Author: Eric Anholt <eric@anholt.net>
Date: Wed Feb 24 17:40:30 2010 -0800
Fix up a bunch of inconsistent 4-space indentation in i830_dri.c
commit 9291828a569a01ed4a6ef71f530b93f8a54c84aa
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jan 15 12:51:50 2010 -0800
Add new mobile Sandybridge PCI IDs.
commit 3c71f98b9e5262675e61fafb317d0c35e62a873f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 22 16:55:02 2009 -0700
Add initial defines and probing for Sandybridge
commit c2c670ef18755cf5c878edf8a6b7d1617f54fe73
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:54:48 2010 -0500
Remove more DRI1 dead code.
commit b320449f75adf912e06832dacc0b861ce26353bd
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:44:11 2010 -0500
Remove dead i830_ring.h.
commit 6d48b26098691d772a8de001c89a05b2442ef3b5
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:27:55 2010 -0500
Remove dead i830_display.h.
commit 4126f73051aa73defcf342c81aa0fc9062f83f90
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:25:47 2010 -0500
Remove dead i830_bios.h.
commit ca173c1eaf0e28f7fa138b1965f5e768b3add895
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:24:00 2010 -0500
Remove the last tool now that it's been moved to gpu_tools.
commit 6da7cda5830817b0c977ed4767a9432748f12b09
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:21:47 2010 -0500
Remove swf_dumper. We have intel_mmio_read in gpu_tools to do this.
commit 71c613c8475909e58fc491131bf9c10f4b047b16
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:20:33 2010 -0500
Remove bios_reader now that it's moved to gpu_tools.
commit 7ada4eb3836f58a72f1c5b6b8139030fab9b7d63
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:18:23 2010 -0500
Remove intel_hotplug tool now that it won't work with KMS.
We'd want to put something like it in sysfs or something if we wanted
this tool to exist again.
commit 3284aacfe095f6260eee5ed126685d0638626a29
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:14:12 2010 -0500
Remove dead i830_bios.c.
Things that used it are now either in the kernel or stashed off in
gpu_tools.
commit 761d386a940081688b9b599c7a5b0270abfc5138
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:13:25 2010 -0500
Remove intel_gtt and intel_lid now that they're in gpu_tools.
commit 6199af00cb47df6347ecd72ff7f6c86a564cec57
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:06:18 2010 -0500
Remove xprintf.c from the old "I can't believe it's not an X Server" tools.
commit cba8e3136a100ba274f48c78df5b23fa8960fa16
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:04:51 2010 -0500
Remove intel_statuspage, now that we have /debug/dri/0/i915_gem_hws
commit 40f5f72e30003993bfe298cd634d4f3f56148d4a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:01:30 2010 -0500
Remove dead main.c from reg_dumper/
commit 0c5e4a65f5d0f8d41c6bcb4c6978054f40064494
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 12:00:56 2010 -0500
Delete the audio dumping tool now that it lives in gpu_tools.
commit 6bdab841766c8d9febaa23cb01a7bbc9edfae471
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 11:21:40 2010 -0500
uxa: Skip adjusting mask coordinates when no mask is present.
Quiets clang warnings about garbage variable usage.
commit a86869e6c3131b83a2ad529bc313270a9f45f5bd
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 08:15:30 2010 -0800
Fix an unused variable warning for !INTEL_XVMC.
commit ec5deb2bcbf828c3c47488eb77461c26cab38ed6
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 08:11:00 2010 -0800
Remove dead assignments noticed by clang.
commit a4180eabfa00c256494ed09aa336a17605c49a8a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 08:10:17 2010 -0800
Remove stale junk in VideoRam setup, noticed by clang.
commit 03657d4a698e0a25ab3863a15ad4c8b9d64dbb9a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 19 08:03:44 2010 -0800
Remove dead UMS CRTC resize code.
commit 1c3aaad09d6ef207fba748ad4ef4575a26ab2e5c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Feb 17 17:48:32 2010 +0000
dri2: Silence the compiler for an unused function with proto < 4
Move the unused function into the #if DRI2INFOREC_VERSION >= 4 block.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00e7312dc45e54cd4547a943897a524639cb0b38
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Feb 11 09:46:12 2010 -0800
DRI2: handle full height blits without tearing in CopyRegion
On 965 and up, if we detect a full height blit, we should just wait for
vblank, rather than try to do a scanline wait for the whole display.
On pre-965, doing a scanline wait followed by a blit works, but in the
full height case we need to give the blitter time to start up, so we
wait until the bottom line of the blit minus 2 padding scanlines to
accommodate.
Fixes FDO bug #22475.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit f0d760bfd71e2b2b40d2b250cd84b4626492ba47
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Feb 10 11:24:46 2010 -0800
Disable bo reuse on shadow framebuffer
This keeps us from trying to set tiling on it while pinned, which also
keeps us from trying to unpin it in the kernel, causing an error.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 41784e15d39c29af5a87fe8d0982bd1b0be3562d
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Fri Jan 29 15:54:16 2010 -0500
config: remove dead LINUXDOC macro usage
This module does not generate LINUXDOC documentation.
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 6610bcbac51c9ac970128012f0d4566d8cfba000
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Feb 5 17:18:50 2010 -0800
DRI2: only use version 4 APIs if kernel support exists
Check for page flipping support before enabling flip and vblank event
support needed for the new DRI2 APIs.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 1a76fa5574e8e8f88ac3518a4e4494e1af301dc1
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jan 29 23:28:46 2010 -0800
Initialize DRI2 info rec version 4 list of driver names
With DRI2 supporting multiple subsystems, the video driver must
initialize the list of driver names instead of just passing the single
driver name used by Mesa. Without this, the X server will fail to
initialize DRI2 as the numDrivers field in this structure will be
uninitialized.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 918151a7955c26174db80b775205f6ffb4f44ab6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Jan 27 20:33:08 2010 +0000
uxa: Fix compatible_formats() for OVER
In separating the boolean logic out into a separate function, dc6522dd,
I reversed the sense of one particular test:
src->format == dst->format
The OVER optimisation is only valid if the src and dst formats match,
but not always.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 197cb08a2d54cabbfe97454d7db85cfe1f5f27ba
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 25 15:15:04 2010 +0000
Extract pixel value for all formats to avoid hitting fallbacks.
On failing to extract the pixel value for an alpha-only solid we
actually triggered a fallback. Since this path is commonly hitting
whilst fading in images, for example cairo_paint_with_alpha(), the
fallback was detected during the Moblin boot sequence where it was
adding a second to the overall boot time.
See
fallback intel: Moblin startup is hitting a composite fallback, costing
a ton of performance
https://bugs.freedesktop.org/show_bug.cgi?id=26189
Based on the initial patch by Arjan van de Van.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5f93d019dc6311dd16b6792ffb60dbfc45ef3d08
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Jan 25 15:47:11 2010 +0000
uxa: Adjust uxa_get_color_for_pixmap to match prototype
The prototype says this function returns a Bool and not just an int, so
be pedantic and return TRUE/FALSE.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dc6522dd491831f3843606e3ed57cc01fe2c804c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 24 09:37:23 2010 +0000
uxa: Protect against a potential NULL src->Drawable reference
One of the convoluted if branches dereferenced Drawable when it is
potentially NULL. Avoid this by explicitly handling the NULL Drawable
cases earlier, and enabling solid fills for solid sources.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 31bbd7f919f4f1f545dd49861c15e60561c075cb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 24 09:04:16 2010 +0000
uxa/uxa-render: Always remove useless repeats during composite.
I added a jump if there was no src or mask Drawable, but we do actually
need to check for useless src repeats even if we have a source-only
mask.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 326fe00df4160fbc3513ddbedfec90bdb2d7101b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Jan 24 09:02:05 2010 +0000
uxa: Increase amount of composite fallback verbage
The fallback log for http://bugs.freedesktop.org/show_bug.cgi?id=26189
does not actually state the reason why we actually fallback. This is
possibly because we need to fallback for reasons other than the
operation cannot be performed in hardware -- such as using an alpha map
or the screen is swapped out, so add this information to the fallback
log.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 93cd943d41c646c794b8cb5a960d8f0805e15395
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jan 15 12:53:47 2010 -0800
intel: Use the compositing-aware colorkey filler instead of homebrew fail.
Of course, it's still fail since you can't correctly composite
colorkey overlay, but at least this doesn't spam colorkey to the root
window.
Tested-by: Daniel Vetter <daniel@ffwll.ch>
commit 6e61de896b42cffe1af6b0384cb69265d3d121a1
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Fri Jan 15 15:51:28 2010 -0800
Update Sun license notices to current X.Org standard form
Signed-off-by: Alan Coopersmith <alan.coopersmith@sun.com>
commit 96f45c66eed2631eba98ae416c3afdf540fa5c34
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Jan 13 13:20:43 2010 -0500
DRI2: if the swap condition is satisfied, complete it immediately
If we get to the point where we check the divisor/remainder equation and
it's satisfied, we should complete the swap immediately.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 51c75906329a4727e37c8d1f64f257ea9602caa2
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri May 1 14:52:26 2009 -0700
DRI2: support new DRI2 APIs
The new interfaces allow for improved buffer swap, and support for the
SGI_swap_control, SGI_video_sync and OML_sync_control GLX extensions.
The Intel implementation allows page flipping to occur for swaps that
are full screen and not rotated.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 4902f546be19e3d5bb47f6c75e2199dc4856c0f4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 13 10:44:12 2009 +0000
i965: Ensure that URB_FENCE is aligned to 64-bytes
The PRM (Vol 1, p32) specifies that the URB_FENCE command must not cross
a cache-line boundary (64-bytes) in order to workaround a silicon issue.
Ensure that it does not by inserting an alignment point before the atomic
section.
This is a slightly too large hammer, but the easiest method to work with
the current BEGIN_BATCH/ADVANCE_BATCH protections.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 83626aba357ffb4dd7931daaf163c1dd1d08f9d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 21:39:41 2009 +0000
uxa-glyphs: Enable TILING_X on glyph caches.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 50e07da8094c8c8c593b6eb8c41fc42444851d04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 13 09:35:36 2009 +0000
i830: Do not use vtSema when chosing mapping type.
The mapping type to use is determined by the tiling of the underlying
object, not by whether or not not we control the vt. This was a
left-over wart that was intended to mean that we had GEM and so could
use GTT mappings.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7a2b7cfab5cdef277f0feb838683422d9fcb0db3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Dec 13 09:33:45 2009 +0000
Consolidate determining maximum sizes for use with GEM
Add a small wrapper function so that the callsites need only call the
single function when checking the available aperture size for
determining the maximum viable size for operations. This will allow us
to easily extend this set in the future by only needing to adding the
check to a single location.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 229d23fb18d696fb7ad476ce335be14ec9811bd3
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:34 2009 +0100
Xv: don't enable XVMC port on unsupported configs
This just makes it _really_ clear, what's supported. No other changes.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit ce7ba18f577cc9aedddaff303dbc9662a276b4cf
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:33 2009 +0100
Xv: consolidate xmvc passthrough handling
It's now all in I830PutImageTextured. Also kill some leftovers
from XVMC-on-overlay support and ums-XVMC-on-i915 support. Plus
a small comment as a reminder for where to add i915 xvmc support
back in.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 1ac7c94083a3266e2d5dd932709118436074dd00
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:32 2009 +0100
Xv: hide ugly semantics in i830_clip_video_helper
I'm still curious as to why fixed-point semantics are necessary
for this generic XV helper function that's been causing all this.
Can modern X really run on hw without floating-point support?
Anyway, the ugliness is now all nicely under the carpet (in
i830_clip_video_helper).
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 31f13fa8a0d4cd28067de37d0d31d23e8200d0ff
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:31 2009 +0100
Xv: move users of x1, x2, y1, y2 to PutImage
After this there are no other external users of these strange variables,
so we can nicely hide them somewhere in the next changeset.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit ce6526b9b4df304ccd83a0a02a95621300dbaed3
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:30 2009 +0100
Xv: kill unnecessary parameters for hw PutImage functions
This is the first part of my small crusade to rip out x1, x2, y1, y2
from I830PutImage*. These variables have strange semantics (they
change from simple integers to fixed-point values somewhere in
the middle) and don't really seem to be what we actually need.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit cf74caaa91667457bba3583b216dfc157d09f39e
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:29 2009 +0100
Xv: kill an unnecessary if
We always pass a non-null pointer for crtc_ret, no point to check
for this.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit d8353c737b5b8077f499461b1e6c78f09544d226
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 1 14:32:28 2009 +0100
Xv: split up I830PutImage into textured and !textured case
This wasn't making much sense anymore, and further cleanups will
make this even more apparent. This change just makes two copies of
I830PutImage and kills the not-applicable if-clauses in both
versions.
There is one small functional change in here: The textured video
path doesn't munch around with adaptor_priv->videoStatus anymore,
which is only used by the overlay. This could prevent the overlay
from being switched off if someone would use textured video at the
same time.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 091035146463bf1aa6674bff6947d04fc620c18f
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jan 4 14:20:11 2010 -0800
configure.ac: Bump version to 2.10.0.
In preparation for the 2.10.0 release.
commit 01f7d0307b3f5f085e383ff85026757de9cda359
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jan 4 14:19:17 2010 -0800
NEWS: Add final release notes for the 2.10.0 release.
Mentioning that it's functionally identical to our most recent release
candidate.
commit e966bca3a9143cff37beb54359bea13c9f693b44
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Dec 29 21:49:49 2009 -0800
Take note for Pineview support in README and manpage
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 6137791e9f1a4778afabbbc06de3da68648ae258
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jan 4 14:08:24 2010 -0800
man page: Remove section describing BACKLIGHT_CONTROL property.
This apparently no longer exists in a KMS world, so remove it from the
documentation.
commit 7f36a439249cc2101d8985de5e95af652e5b984b
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jan 4 14:07:24 2010 -0800
man page: Rename PANEL_FITTING to "scaling mode".
The old UMS name was PANEL_FITTING while the new KMS name is "scaling mode".
Fixes bug #25606.
commit a6fb71e6e26fb31f4cd10fad2d3a87d9114a649a
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jan 4 14:05:27 2010 -0800
man page: Add additional indentation for some output configuration options.
The BACKLIGHT_CONTROL and PANEL_FITTING options appear in a list, and
then each contain a sub-list of sub-options. Use indentation to make
this structure more apparent to the reader.
commit 25a6c8dfae240143309b14cc32ebac6008c3a378
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Tue Dec 15 21:46:48 2009 -0500
configure.ac: use backticks rather than $() for cmd subs
Use "$PKG_CONFIG" rather than hard coded "pkg-config"
Acked-by: Dan Nicholson <dbn.lists@gmail.com>
Acked-by: Daniel Stone <daniel@fooishbar.org>
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 2c142e421e859406b5aff16ba18624150269fc06
Author: Carl Worth <cworth@cworth.org>
Date: Thu Dec 10 15:25:44 2009 -0800
Update version to 2.9.99.902.
For the second release-candidate snapshot in preparation for 2.10.
commit 8ecf70ea553083cbc26928dc3973c8f6f8b3d9d0
Author: Carl Worth <cworth@cworth.org>
Date: Thu Dec 10 15:17:57 2009 -0800
NEWS: Add notes for 2.9.99.902 (and preliminary notes for 2.10)
This comes from my cursory glance over the commit log from 2.9.1
to master.
commit 88b2209a7526a7c7f3b3a2d491d48bd0d5d56e04
Author: Carl Worth <cworth@cworth.org>
Date: Thu Dec 10 14:52:46 2009 -0800
Document the DebugFlushBatches, DebugFlushCaches, and DebugWait options.
These were added in 3c0815abf28744e215bea286e71d935cd486955a . The
documentation added here comes straight from that commit message.
commit 8d6faf7dc546bda64e11bf6dea7f3c997f07f887
Author: Tobias Doerffel <tobias.doerffel@gmail.com>
Date: Wed Dec 9 09:57:20 2009 +0100
Fix compiler warning in i830_copy_video_data() if XvMC is disabled
The variable "intel" is unused when building i830_video.c without XvMC
support which results in a compiler warning:
i830_video.c: In function 'i830_copy_video_data':
i830_video.c:1443: warning: unused variable `intel'
Trivial fix via #ifdef.
commit bd81734465912d79d6320a6fb021ce43d258b906
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Dec 8 15:27:41 2009 +0100
Xv: enable drmmode overlay
Now that libdrm 2.4.16 is released (and already required) we can
unconditionally enable this.
Please add something like this to the release-notes/NEWS file:
* Overlay support for kernel modesetting. This needs at least kernel
v2.6.33 to work. A backport to 2.6.32 is available at:
http://gitorious.org/daniel-s-linux-stuff/linux-kernel/commits/intel-kms-overlay-for-2.6.32
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 37f631d669c165c4fb56ccd7a6fc0a432f453b52
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Thu Dec 10 08:50:16 2009 +0000
Revert "uxa-glyphs: Enable TILING_X on glyph caches."
This reverts commit 3f11bbec420080151406c203af292e55177e77d1.
For unknown reasons, enabling tiling for the glyph cache is causing
glyph corruption both across suspend and resume and VT switching, on a
wide range of chipsets (reports include both i8xx and gm45)
This strongly suggests that we are handling tiling, or updates to tiled
buffers, incorrectly across i915_gem_idle(). However, until we can find
the root cause, we want to fix this regression before the next stable
release, so simply revert this patch. :(
Fixes:
[Bug 25406] fonts garbled after resuming from suspend since 6729b508
http://bugs.freedesktop.org/show_bug.cgi?id=25406
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 093bb9ebe69760975a3fcf2322db950312e6c2d7
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 8 23:45:28 2009 +0000
i965: Only use the affine kernels if both src and mask are affine
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0cf04ea4d736f7d7848f33b772d88a0f1b6678b1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 8 23:44:45 2009 +0000
i965: Set src_filter before testing.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 417ad2712edcbca635eb5eeff0d11cdb16c069ed
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 8 23:43:57 2009 +0000
Assert that we only call OUT_BATCH() inside a BATCH
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47416b1eea09b238a997636d35998d71e0d18161
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 8 13:47:07 2009 +0000
i965: Maximum number of vertices per composite is 24, not 18
Beware the potential buffer overflow.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c1afc831c8fe4cbececee7dfa23506a6746c2425
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 7 21:27:56 2009 +0000
uxa: Cache solid fills.
Maintain a small cache of pixmaps to hold SolidFill pictures. Currently
we create a pixmap the size of the damaged region and fill that using
pixman before downloading it to the GPU and compositing. Needless to say
this is extremely expensive compared to simply emitting the solid
colour. To mitigate this cost, we maintain a small cache of 1x1R
pictures which is recognised by the driver as being a solid, but at the
very least is maintained as a GPU ready pixmap.
This gives a good boost to cairo-xcb (which uses solid fills) on a gm45:
Before:
gnome-terminal-vim: 41.9s
After:
gnome-terminal-vim: 31.7s
Compare with using a cache of 1x1R pixmaps in cairo-xcb:
gnome-terminal-vim: 31.6s
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd475bad23c02130d11c49882c11261c9f0d4ef1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Dec 7 11:09:14 2009 +0000
batch: Ensure we send a MI_FLUSH in the block handler for TFP
This should restore the previous level of synchronisation between
textures and pixmaps, but *does not* guarantee that a texture will be
flushed before use. tfp should be fixed so that the ddx can submit the
batch if required to flush the pixmap.
A side-effect of this patch is to rename intel_batch_flush() to
intel_batch_submit() to reduce the confusion of executing a batch buffer
with that of emitting a MI_FLUSH.
Should fix the remaining rendering corruption involving tfp [inc compiz]:
Bug 25431 [i915 bisected] piglit/texturing_tfp regressed
http://bugs.freedesktop.org/show_bug.cgi?id=25431
Bug 25481 Wrong cursor format and cursor blink rate with compiz enabled
http://bugs.freedesktop.org/show_bug.cgi?id=25481
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 415aab474edd1425034981306718afd8506445f1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Dec 4 09:02:36 2009 +0000
intel: And remember to flush the batch...
In commit 98e11210
Remove flush parameter from intel_batch_flush()
Maxi spotted that I had broken screen updating. It appears in my haste
to eliminate the extra parameter I removed a call to intel_batch_flush()
when throttling, i.e. when pushing the updates to the screen before
idling.
Should fix:
Bug 25409 [bisected] rendering corruption since a938673e
https://bugs.freedesktop.org/show_bug.cgi?id=25409
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8438372dcc9d15c7b708332cfcb3a1c16a2c5cf2
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Thu Dec 3 14:39:43 2009 -0500
Require libdrm 2.4.16
Needed for drmGetDeviceNameFromFd().
commit c439207ec0cc16d7d9f523598fcdebf7cec893e2
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Dec 2 14:43:17 2009 -0800
Update man page to reflect currently available options
Many have been removed or are obsolete now that UMS is gone. And some
are only available on i810/i815 or i830+, so move them to the
appropriate section.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit a938673ee84d51ef655c37dfa7bbc5c35334cd28
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 20:51:53 2009 +0000
batch: Downgrade batch submission from a FatalError.
If we wedge the GPU then we will return -EIO for the current batch and
then attempt to reset the GPU. Meanwhile the X server detects the error,
throws a FatalError and to all intents and purposes appears to crash to
the user - whereas before it often just appeared to momentarily freeze.
Of course, on older hardware the server remains frozen until we can find
a way to reset those GPUs at runtime.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 98e11210367c950e3f932419d2a4722cf971885d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 20:48:37 2009 +0000
Remove flush parameter from intel_batch_flush()
There is only a single caller that wishes to forcibly append a flush
into the batch: intel_sync(). So move the logic there.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 57336c26f1fb90d43851ddcf78539585b67d86d9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 20:42:41 2009 +0000
Rename I830Sync() to intel_sync()
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 370157f4932cf9067ba81c8bd5a311aff610882b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 20:28:49 2009 +0000
batch: Avoid flushing a NULL batch
During shutdown from a FatalError during batchbuffer submission, it is
possible for the batch_ptr to be NULL, so we must be careful not to
append a flush on this error path.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ad68881b670aabf8dbfd3b954e8796f91260579d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 14:14:39 2009 +0000
uxa_check_composite: Minor whitespace.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 49d2ccab2a82083110fe796636f3f91ba8c31237
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 14:13:43 2009 +0000
uxa_prepare_access() don't force a flush.
Only the kernel knows whether the mapping requires a flush, so do not
preempt it.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b68d3646f1fdfe012c16741958c7a62136a9b5aa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 14:12:19 2009 +0000
Review use of errno after libdrm call
Since drm may not actually set the appropriate errno after a failure, we
must use the return code instead when determining the cause of failure.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0ff4d42a42b9e537b083343ee7dcc41cb41ae7cf
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Dec 2 12:12:07 2009 +0000
uxa: Review uxa_prepare_access() to remove potential nesting
Around a call to uxa_put_image() it is possible to mix both accelerated
and fallback paths, with the fallback code making the presumed
optimisation of only trying to call uxa_prepare_access() once. This
fails if the accelerated path also uses prepare/finish access on the
same drawable and then later fallback to the fallback path. This can
happen currently if an error is reported whilst attempting to accelerate
PutImage.
#0 memcpy () at ../sysdeps/x86_64/memcpy.S:162
#1 0x00007ffff43ce4bd in fbBlt (srcLine=<value optimized out>, srcStride=40, srcX=<value optimized out>, dstLine=0xffffffffffffffff, dstStride=64, dstX=0, width=<value optimized out>, height=8, alu=3, pm=4294967295, bpp=8, reverse=0, upsidedown=0) at fbblt.c:93
#2 0x00007ffff43ce740 in fbBltStip (src=0xffffffffffffffff, srcStride=156555204, srcX=34, dst=0xfffffffc, dstStride=64, dstX=40, width=304, height=8, alu=3, pm=4294967295, bpp=8) at fbblt.c:944
#3 0x00007ffff4c32c53 in uxa_do_put_image (pDrawable=0x246aa410, pGC=0x2c0a4f0, depth=8, x=0, y=0, w=38, h=8, leftPad=0, format=2, bits=0x954d7c4 "") at uxa-accel.c:196 #4 uxa_do_shm_put_image (pDrawable=0x246aa410, pGC=0x2c0a4f0, depth=8, x=0, y=0, w=38, h=8, leftPad=0, format=2, bits=0x954d7c4 "") at uxa-accel.c:223
#5 uxa_put_image (pDrawable=0x246aa410, pGC=0x2c0a4f0, depth=8, x=0, y=0, w=38, h=8, leftPad=0, format=2, bits=0x954d7c4 "") at uxa-accel.c:289
#6 0x00000000004d574f in damagePutImage (pDrawable=0x246aa410, pGC=0x2c0a4f0, depth=8, x=0, y=0, w=38, h=8, leftPad=0, format=2, pImage=0x954d7c4 "") at damage.c:905
#7 0x00000000004287db in ProcPutImage (client=0x47ca72d0) at dispatch.c:2073
#8 0x000000000042bd94 in Dispatch () at dispatch.c:445
#9 0x000000000042513a in main (argc=4, argv=0x7fffffffe2a8, envp=<value optimized out>) at main.c:285
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 6be26cae8379f973d9ca27e0d5371d16618e4f7b
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 1 16:13:25 2009 +0000
i830: Simplify prepare_access / finish_access
Reduce the 3 conditions into the 2 distinct cases. This has the
secondary benefit of also distinguishing between the reported errors.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 637f003b047e426901cab6b1fe3a0924bcb9a38a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Dec 1 13:20:20 2009 +0000
uxa: Don't treat prepare_access as a flush synchronisation point.
The kernel will only emit a flush iff the buffer is currently owned by
the GPU. Instead of presuming that the kernel must emit a flush, it is
safer to assume that it does not and so cannot mapping the buffer on to
the CPU as a synchronisation point. The most obvious counter-example is
when we map the same buffer twice without using it in a batch.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit cd5a9568ce0a541f030c27cdae529fe18e5f0437
Author: Carl Worth <cworth@cworth.org>
Date: Mon Nov 30 20:17:04 2009 -0800
Add i830_bios.h and i830_display.h to EXTRA_DIST.
These files have been dropped from the generated tar file since the
removal of UMS support. However, the bios_reader code still includes
these, so "make distcheck" fails unless these are distributed.
There's probably a cleaner fix possible, but this at least fixes the
build so that the snapshot can be pushed out.
commit 5bdac72a5c3f68ab6d9f7f2f1dfa6e5b78f04e57
Author: Carl Worth <cworth@cworth.org>
Date: Mon Nov 30 20:16:19 2009 -0800
NEWS: Note that the driver now has a hard dependency on KMS.
Since the UMS code has all been removed.
commit 813a910d7e4cc1c3deec0dcb1b536f8af337993a
Author: Carl Worth <cworth@cworth.org>
Date: Mon Nov 30 19:48:05 2009 -0800
configure.ac: Bump version to 2.9.99.901.
In preparation for a new snapshot.
commit b62c72913a85895a60268a49eed1c136f63f160d
Author: Carl Worth <cworth@cworth.org>
Date: Mon Nov 30 19:46:59 2009 -0800
NEWS: Add generic notes for the 2.9.99.901 snapshot.
We plan to collect real release notes before the 2.10.0 release.
commit 00aa4f7a45a318af5b651f9f3928e9da4443233a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 20:50:31 2009 +0000
uxa: Limit maximum size of tiled objects
On older chipsets (i.e. pre-i965) tiling is very restrictive and imposes
severe size and alignment constraints. Combine that with relatively
small apertures and it is very easy to create a batch buffer that
cannot be mapped into the aperture (but would otherwise fit based purely
on total object size). To prevent this we need to not use tiling for large
buffers (the very same buffers where tiling would be of most benefit!).
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8dd1c9eca02fb8da0c51f6fa4a38eb5e5ff41855
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Sun Nov 22 17:13:02 2009 -0500
video-intel: remove i2c_vid.h from src/Makefile.am
make dist failed due to missing i2c_vid.h
Commit b9b159c49854d8d9d2207946bb583537bb0d48d6 Remove UMS support.
The above commit did not remove this header file from the makefile.
Signed-off-by: Gaetan Nadon <memsize@videotron.ca>
commit 6729b508c44bfca0b0dbef238a8732adbed6d4c9
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 16:52:10 2009 +0000
uxa: Initialise lists for private pixmap structure.
When updating a buffer object for the framebuffer, we may need to
allocate a fresh pixmap private structure, for example if the pixmap is
replaced due to resize. When doing so it is then imperative to
initialise the circularly linked lists correctly.
Should fix the fault:
#0 i830_set_pixmap_bo (pixmap=0x24ab380, bo=0x24ab780) at i830_uxa.c:524
#1 0x00007f8615c629fd in drmmode_xf86crtc_resize (scrn=0x247a320, width=1280, height=800) at drmmode_display.c:1345
#2 0x000000000051246c in xf86RandR12ScreenSetSize (pScreen=0x24824f0, width=<value optimized out>, height=<value optimized
out>, mmWidth=<value optimized out>, mmHeight=<value optimized out>) at xf86RandR12.c:709
#3 0x0000000000512aa8 in xf86RandR12CreateScreenResources (pScreen=<value optimized out>) at xf86RandR12.c:839
#4 0x0000000000514ec0 in xf86CrtcCreateScreenResources (screen=0x24824f0) at xf86Crtc.c:727
#5 0x0000000000424fb3 in main (argc=<value optimized out>, argv=<value optimized out>, envp=<value optimized out>) at main.c:215
as reported by 'buscher'.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 85fe41126e83b35954dc2066eb103e0555e207a4
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 15:57:42 2009 +0000
uxa: Remove cache flush for copy
As the copy uses the 2D blitter, it uses the render cache so the source
should not require flushing if it has previously been used as a
destination.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2d434eed09936328a52cb942450a95aedc3eac63
Author: Kristian Høgsberg <krh@bitplanet.net>
Date: Mon Nov 30 10:27:42 2009 -0500
Use new drmGetDeviceNameFromFd() for mapping to drm device name
Should have been in libdrm to begin with.
commit cfcabc45140d19bfbfa4737c0a11cdbb042d11eb
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 13:58:30 2009 +0000
i915: Disable centre-point sampling.
I still have no idea how this is triggering failures, but it is. So
revert until the problem is solved.
Should fix once again:
Bug 23803 [bisected i915] gnome characters disappear
http://bugs.freedesktop.org/show_bug.cgi?id=23803
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8f8b6bd03d275379918777eaf7f63c0157b7ed9d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 14:03:40 2009 +0000
i915: Whitespace
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 47916ea9d351f0ce6dc34713d6c164b0032f9830
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 13:58:06 2009 +0000
debug: Enable dumping of batchbuffer [compile-time only]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit b118a52cd1a006321571967bd5f6c2a9e674de3a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 11:03:32 2009 +0000
i915: Remove routing of alpha channel to green.
This modification is redundant since the routing is done in the blend
unit anyway.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5e04ded2bce4c135b57d391f5f4e24e030103e61
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 10:57:04 2009 +0000
i915: Fix missing texture offset for mask.
In commit e581ceb, I modified the shader generation to accommodate mixed
textures and solids but missed applying the new computed sampler for the
mask.
References:
Bug 23803 [bisected i915] gnome characters disappear
http://bugs.freedesktop.org/show_bug.cgi?id=23803
Bug 25031 rendering and color corruption since 14109abf
http://bugs.freedesktop.org/show_bug.cgi?id=25031
Bug 25047 [945GM bisected] rendercheck/repeat/triangles regressed
http://bugs.freedesktop.org/show_bug.cgi?id=25047
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a8ea20100de5be45699e71eb6ba67bef546ad0cd
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 10:13:18 2009 +0000
debug: Don't always flush the batch when emitting a debugging flush
I incorrectly changed the logic in 285f286 and caused the batch to
always be flushed when debugging, instead of merely inserting a MI_FLUSH
between operations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit c10850c63f9f88fbf08135bc4dcef1e5a2c71ee6
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Nov 30 09:07:57 2009 +0000
overlay: Fix build after 646b4a9483
The compile cleanup was not without fault... Apparently I don't have
XVMC enabled anymore and so missed that this variable is actually used.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3f11bbec420080151406c203af292e55177e77d1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 21:39:41 2009 +0000
uxa-glyphs: Enable TILING_X on glyph caches.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 19d8c0cf50e98909c533ebfce3a0dd3f72b755c1
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 21:16:49 2009 +0000
uxa: PutImage acceleration
Avoid waiting on dirty buffer object by streaming the upload to a fresh,
non-GPU hot buffer and blitting to the destination.
This should help to redress the regression reported in bug 18075:
[UXA] XPutImage performance regression
https://bugs.freedesktop.org/show_bug.cgi?id=18075
Using the particular synthetic benchmark in question on a g45:
Before:
9542.910448 Ops/s; put composition (!); 15x15
5623.271889 Ops/s; put composition (!); 75x75
1685.520362 Ops/s; put composition (!); 250x250
After:
40173.865300 Ops/s; put composition (!); 15x15
28670.280612 Ops/s; put composition (!); 75x75
4794.368601 Ops/s; put composition (!); 250x250
which while not stellar performance is at least an improvement. As
anticipated this has little impact on the non-fallback RENDER paths, for
instance the current cairo-xlib backend is unaffected by this change.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit f7540f06090753cba1190aa9e8cdea05a9512077
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 21:12:07 2009 +0000
Only flush batch during prepare access if it may modify the pixmap.
As we track when a pixmap is active inside a batch buffer, we can avoid
unnecessary flushes of the batch when mapping a pixmap back to the CPU.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9a2c18fb92659d57741bfdcacbe4f69aab361532
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 21:07:45 2009 +0000
batch: Emit a 'pipelined' flush when using a dirty source.
Ensure that the render caches and texture caches are appropriately
flushed when switching a pixmap from a target to a source.
This should fix bug 24315,
[855GM] Rendering corruption in text (usually)
https://bugs.freedesktop.org/show_bug.cgi?id=24315
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 285f286597df5af13ac3f3d366f2fc9d0468dafa
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 22:42:03 2009 +0000
batch: Track pixmap domains.
In order to detect when we require cache flushes we need to track which
domains the pixmap currently belongs to. So to do so we create a device
private structure to hold the extra information and hook it up.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2c3aee2b570dadd9270a08d8ff675d07ac405e33
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 20:53:35 2009 +0000
uxa-glyphs: Stream uploads via temporary bo
Avoid mapping the glyph cache back to the cpu by allocating temporary
buffer objects to store the glyph pixmap and blit to the cache.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 646b4a9483c01509a7324cc05eaadb72bc940c6d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Nov 29 10:53:36 2009 +0000
Cleanup a few compiler warnings.
Simple warnings for unused variables and C99-style declarations.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 917f9bb2435ba36bb99ef4d4f7b380d7f265e862
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Mon Nov 23 09:25:05 2009 -0500
Makefile.am: add ChangeLog and INSTALL on MAINTAINERCLEANFILES
Now that the INSTALL file is generated.
Allows running make maintainer-clean.
commit eda2bb26783f7e9ef1ae659265930308378206e1
Author: Daniel Kahn Gillmor <dkg@fifthhorseman.net>
Date: Fri Nov 20 01:52:05 2009 +0100
Makefile.am: Add missing .g4i to be included in the tar file.
Apparently Debian packages were having to manually add these files
back in. Distribute them in the first place like we meant to.
commit c5e86453c3ae3709933779a9dd609bbaebe21e8e
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Oct 28 14:41:41 2009 -0400
INSTALL, NEWS, README or AUTHORS files are missing/incorrect #24206
Automake 'foreign' option is specified in configure.ac.
Remove from Makefile.am
commit 12c4a22dd0b4de92a9c3d9e0baab029292f118f0
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Wed Oct 28 14:09:09 2009 -0400
INSTALL, NEWS, README or AUTHORS files are missing/incorrect #24206
Add missing INSTALL file. Use standard GNU file on building tarball
README may have been updated
Remove AUTHORS file as it is empty and no content available yet.
Remove NEWS file as it is empty and no content available yet.
commit ad4030932490f848c8ac21ba5a7a8d734994ed15
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Mon Oct 26 12:54:21 2009 -0400
Several driver modules do not have a ChangeLog target in Makefile.am #23814
The git generated ChangeLog replaces the hand written one.
Update configure.ac to xorg-macros level 1.3.
Use XORG_DEFAULT_OPTIONS which replaces four XORG_* macros
Update Makefile.am to add ChangeLog target if missing
Remove ChangeLog from EXTRA_DIST or *CLEAN variables
This is a pre-req for the INSTALL_CMD
commit bb994ce018ae6c3e3c5548ae7439cfc5e9aa4554
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Thu Oct 22 13:02:04 2009 -0400
.gitignore: use common defaults with custom section # 24239
Using common defaults will reduce errors and maintenance.
Only the very small or inexistent custom section need periodic maintenance
when the structure of the component changes. Do not edit defaults.
commit 67bbda0bddae3e0d39bc8deb7378f467aedfd0e3
Author: Gaetan Nadon <memsize@videotron.ca>
Date: Thu Oct 22 12:34:17 2009 -0400
.gitignore: use common defaults with custom section # 24239
Using common defaults will reduce errors and maintenance.
Only the very small or inexistent custom section need periodic maintenance
when the structure of the component changes. Do not edit defaults.
commit c180baf43b8a0e407448018f3a7e42491cf974ae
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 13 19:35:23 2009 +0000
i915: Derive the correct target color from the pixmap by checking its format
Particularly noting to route alpha to the green channel when blending
with a8 destinations.
Fixes:
rendercheck/repeat/triangles regressed
http://bugs.freedesktop.org/show_bug.cgi?id=25047
introduced with commit 14109a.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e9064eacb0ad8867e320597453facbb3c376522c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Nov 13 18:35:44 2009 +0000
uxa: Do not remove repeat from solids for 1x1 composites.
Or else we hit the buggy 1x1 source path and trigger:
rendercheck/mcoords regressed
http://bugs.freedesktop.org/show_bug.cgi?id=25046
caused by the recent commit e581ceb.
commit 14109abf285866ad4cd99d0cd16b0954a0a73a62
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 10 11:17:23 2009 +0000
i915: Fix texture sampling coordinates.
RENDER specifies that texels should sampled from the pixel centre. This
corrects a number of failures in the cairo test suite and a few
off-by-one bug reports.
Grey border around images
https://bugs.freedesktop.org/show_bug.cgi?id=21523
Note that the earlier attempt to fix this was subverted by the buggy use
of 1x1R textures for solid sources -- which caused the majority of text
to disappear.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit e581ceb7381e29ecc1a172597d258824f6a1d2d3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 10 11:14:23 2009 +0000
i915: Use the color channels to pass along solid sources and masks.
Instead of allocating and utilising the texture samplers for 1x1R
solid sources and masks we can simply use the default diffuse and
specular colour channels and adjust the fragment shader appropriately.
The big advantage is the reduction in size of batches which should give
a good boost to glyph performance, irrespective of the additional boost
from using simpler shaders.
However, the motivating factor behind the switch is that our use of 1x1
textures turns out to be buggy...
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33cabbfca6acb5149e26f87a538a7cb79f00cad2
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 10 11:09:52 2009 +0000
i915: Check for overflow before overflowing.
As the immediate victim of the overflow would be to overwrite the maximum
permissible value, the test was optimistic.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 67af5a99253b1295f8dc09b28863eb7dc8b59e1d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 10 11:05:20 2009 +0000
Check that batch buffers are atomic.
Since batch buffers are rarely emitted by themselves but as part of a
sequence of state and vertices, the whole sequence is emitted atomically.
Here we just enforce that batches are marked as being part of an atomic
sequence as appropriate.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 998d6b3d8c549086fbc8a9f0e309694b23398d8d
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Nov 10 11:00:43 2009 +0000
uxa: Force alpha bits to fill remaining bits
In the case of x8r8g8b8 and similar where the alpha channel is ignored,
but should be interpreted as being 1, then it is convenient if those bits
are set appropriately in the colour. In order to do so for these formats,
where PIXMAN_FORMAT_A() returns 0 we need to compute the alpha channel
width as the remaining bits instead.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit dbb68168dc909ab2ec1d935322c3fd8581e666f1
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 5 15:40:20 2009 -0800
Revert "configure: make --disable-dri work even if the server supports DRI"
This reverts commit a851139c2141f6da370186148f2836e18b2acf83.
It broke the build, and I don't see why we should be supporting this
anyway.
Conflicts:
configure.ac
src/Makefile.am
commit 4c8e783d84d2c14c8a1638b6a12307c0164d3e31
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 21 13:30:38 2009 -0700
Fix "Remove flow-control macros for fallbacks in the 2D driver."
I guess this is the sort of failure due to rebase-happiness that makes
Linus yell at us for rebasing.
commit d0e08fe611681fcc840d1b9ee8d49acdf50f7e58
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Mon Oct 26 13:15:24 2009 +0000
Kill some more #defines only needed for User-Modesetting
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 8ff2a6496413e6b12fad9352f4bd9b6736bda56c
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 21 13:30:38 2009 -0700
Remove flow-control macros for fallbacks in the 2D driver.
It's poor style, and has confused new developers.
commit c87585229b36790f883b9b8954ed061e00624df6
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Nov 5 13:33:55 2009 -0800
Increase stride limit for IGDNG
It can go up to 32k. Upping this lets me use my 2560x1600 and 1920x1200
monitors in an extended desktop configuration.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit cbcfb711747e3637f20145aed00ac3d6256d0d1d
Author: Rémi Cardona <remi@gentoo.org>
Date: Wed Oct 28 13:12:46 2009 +0100
configure: drop some more cruft
DEBUGFLAGS wasn't used anywhere and the configure switch is useless.
"CFLAGS=-g ./configure" does the same thing and actually works.
PKG_CHECK_MODULES already calls AC_SUBST, no need to do it twice.
Signed-off-by: Rémi Cardona <remi@gentoo.org>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c0a43b24cc7540cc139beca0ec2e4c202ff5593
Author: Rémi Cardona <remi@gentoo.org>
Date: Wed Oct 28 13:01:32 2009 +0100
configure: use CWARNFLAGS from xorg-macros.m4
Signed-off-by: Rémi Cardona <remi@gentoo.org>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit a851139c2141f6da370186148f2836e18b2acf83
Author: Rémi Cardona <remi@gentoo.org>
Date: Wed Oct 28 12:37:38 2009 +0100
configure: make --disable-dri work even if the server supports DRI
XF86DRI is defined by the SDK so not defining it here just breaks the
build. Define HAVE_DRI instead to avoid collisions.
Note: DRI2 is still enabled/disabled entirely by SDK defines.
Signed-off-by: Rémi Cardona <remi@gentoo.org>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 07e0b2cff6107d6c86096c7da4e31b0c976794d5
Author: Rémi Cardona <remi@gentoo.org>
Date: Wed Oct 28 11:45:55 2009 +0100
configure: group system header checks at the top
Signed-off-by: Rémi Cardona <remi@gentoo.org>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 0401a4c3143c5b94875cb4c66c94a0d247c32da5
Author: Rémi Cardona <remi@gentoo.org>
Date: Wed Oct 28 11:42:41 2009 +0100
configure: check for libdrm and libpciaccess earlier
Signed-off-by: Rémi Cardona <remi@gentoo.org>
Acked-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 10946118dd3a63f1375a1bfde0b2f0542a93c1c2
Author: Albert Damen <albrt@gmx.net>
Date: Sun Oct 25 18:02:07 2009 +0100
Fix crash in uxa_acquire_pattern when pDst is NULL
This avoids a crash when an XRenderComposite call is made with a
-1 value for width/height, (which apparently compiz's gtk-window-
decorator likes to do). Fixes bug:
X crashes in uxa_acquire_pattern when logging in (gdm)
http://bugs.freedesktop.org/show_bug.cgi?id=24724
Signed-off-by: Albert Damen <albrt@gmx.net>
Reviewed-by: Carl Worth <cworth@cworth.org>
commit 751e0a3e4576bbf4bffa56bbd6d4de28f10db98e
Author: Thomas Arnhold <thomas@arnhold.org>
Date: Mon Oct 19 11:35:30 2009 -0700
Fix 64-bit compiler warnings in intel_xvmc_dump_render().
Bug #24396.
commit 3e8f2eae3a586aa29be4858698e666e0ec778cea
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 15 13:48:56 2009 -0700
XVMC: Use XCB DRI2 instead of cargo-culting our own copy of Xlib stuff. (v2)
v2: Incorporate comments from Jamey on device name handling and extension
detection.
commit 38ab403d7a1c461c8ac65a056bee2dd5c7f2f58e
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 15 11:39:32 2009 -0700
Enable XVMC by default on gen4.
commit f171069608bf174d920921fa102b8619794ed272
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Mon Sep 28 18:35:57 2009 +0800
i965 XvMC cleanup
Remove bo pin for surface buffer access, and remove access
attempt for possible unmapped framebuffer. Using xv buffer
pointer to pass current xvmc surface bo handler, which is
assigned to src image bo and handle that the same way as in Xv.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
[anholt: Fixed up for conflict against the XV rework. Not tested, because
both mplayer and xine segfault with XVMC currently.]
Signed-off-by: Eric Anholt <eric@anholt.net>
commit aaedeffe00d9414bb03723dbc30b4938a07ce5fa
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Oct 14 18:09:08 2009 +0200
Xv overlay: fix planar YUV copy for right rotated crtcs
While copying and rotating the buffer, array access was out of bounds when
rotated to the right (RR_Rotate_270). My buffer handling changes probably
made this bug much more likely to actually result in a SIGSEGV.
I've checked the logs and the bug exists since rotation has been supported,
i.e. this looks like a candidate for cherry-picking for all supported
releases.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 703e3326bb41528cc57c0d25003707df209fc714
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Oct 14 15:56:55 2009 +0200
Xv overlay: further cleanups
Kill some unnecessary stuff. Small code changes, but no functional ones.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 1c2aedfce9e6a7561347e873d125b6889dee7941
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Oct 14 15:56:54 2009 +0200
Xv: fixup the disabled drmmode overlay code
This code didn't survive the global renaming of vars to saner names.
Fix it up.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 909990f40a437cbd7026a10e32af1ea120f4c2a7
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Wed Oct 14 15:56:53 2009 +0200
Xv overlay: remove some more dead stuff from ums overlay support
Mostly unused definitions and variables, but also some strange ums
debug code. Also kill some now obsolete comments.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 86bc23ab5da34137c82250395c68aa92ecd88a24
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 14 12:04:40 2009 +0100
debug: Enable cache flushing after every operation
If DEBUG_FLUSH_CACHES is enabled then emit a MI_FLUSH after every
rendering operation. This is intended to 'fix' cases where we are
missing a required flush in the middle of a sequence of operations, such
as switching between 2D to 3D and render to sampler.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 3c0815abf28744e215bea286e71d935cd486955a
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 14 11:29:21 2009 +0100
conf: Add debugging flush options
Make the following options available via xorg.conf:
Section "Driver"
Option "DebugFlushBatches" "1" # Flush the batch buffer after every
# single operation;
Option "DebugFlushCaches" "1" # Include a MI_FLUSH at the end of every
# batch buffer to force data to be
# flushed out of cache and into memory
# before the completion of the batch.
Option "DebugWait" "1" # Wait for the completion of every batch buffer
# before continuing, i.e. perform synchronous
# rendering.
EndSection
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2f134b84445d2d0bfe3d81276bc7f6648df062ee
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Sep 30 07:31:57 2009 +0000
Return failure when the enum-type output property values are not found
Failure to do so causes xrandr to report incorrect property values.
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit fcc2ee48b866b81c79315ff10189b56fc201539d
Author: Albert Damen <albrt@gmx.net>
Date: Wed Oct 7 21:55:42 2009 +0200
Drop frontbuffer from crtc in I830CloseScreen
By dropping the frontbuffer from the crtc, the new frontbuffer
can be properly added to the crtc when the xserver is reset.
Signed-off-by: Albert Damen <albrt@gmx.net>
commit 8a77877f9c2c6a8a1308bc1a3be9e7ad88bc7f49
Author: Dave Airlie <airlied@redhat.com>
Date: Fri Oct 9 14:16:06 2009 +1000
drmmode: with 1.7 server, set mode major doesn't get gamma setup.
Noticed this on Fedora, where 1.7 server does gamma via the randr
codepaths however kms doesn't have this call which happens in the
non set_mode_major path.
probably should be backported to released drivers.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit d8c7678ddadce89ca7fc0edd1b4d9ed3d959e687
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Oct 12 14:02:12 2009 -0700
DRI2 compat build fix: it's drawable->pScreen not drawable->screen
Fallout from the conversion; DRI2 compat path was broken.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit b37ac9d317ae537d993922976f87072040b04d04
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 12 14:31:06 2009 +0100
uxa: Refactor create Picture for pixman format
Pull the common methods for creating a Picture given a pixman format
into its own method, and tidy the surrounding code. The benefit is that
we can now composite directly to the Picture and so save an intermediate
copy when creating patterns for gradients.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 7e8f32d0a7279dce1976f87612833d9092554cfe
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Oct 12 14:33:08 2009 +0100
uxa: Free the ScratchPixmapHeader after its associated Picture
Fixes: http://bugs.freedesktop.org/show_bug.cgi?id=24459
Intel Driver > 2.8: Cairo rendering bug, triggered in QtCurve GTK engine
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 1556c62e0336ea2fef866722ee44d2d188e318f3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 8 17:34:13 2009 -0700
Replace dolt and shave with relying on current autotools.
commit 8b2d2ff0d026eea445a071102a62d782f3bbec78
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 7 16:12:25 2009 -0700
Clean up more i830_memory.c madness.
It was cooking up insane alignment values for buffers that new libdrm was
justifiably complaining about, but it turns out we don't need the alignment
values anywhere because the only case they're needed, they're computed
entirely by the kernel. Also, the XVMC code was passing a completely unused
flag in.
commit d525a0e993a59e118ab1e8519b3d73465f8f0169
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 19:05:24 2009 -0700
Rename pScreen to screen.
commit b6262dcd2754f7e87f27979dcad145133ee3b945
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 19:00:41 2009 -0700
Rename pGC to gc.
commit fdcfeb822d15cbfe6fccceab002b75458dca3264
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:57:22 2009 -0700
Rename pDraw to plain old drawable.
commit 7bbf4ac7137ed0e4ec0a75806a396c12f102e779
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:50:54 2009 -0700
Rename the xv pPriv to adaptor_priv to reflect whose private it is.
commit f309d475241260cf60567100511d5f7c6c487a29
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:38:53 2009 -0700
Call pPixmaps plain old pixmaps.
commit da0f6616ad63f1581cf91a98104e5287aa44e7ce
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:37:05 2009 -0700
de-pCamelHungarian the Render pictures and pixmaps.
commit 050a141b7bc94b459061615124b7686a9c331e01
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:30:57 2009 -0700
Share several render fields between render implementations.
Also, start settling on the cairo naming for things: source, mask, and dest.
commit af27a3a0a5645c6f41f583611bd0f2559dc7cb2f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:24:50 2009 -0700
Rename the xf86 screen private from pScrn to scrn.
commit cc5d3ba3c331c3b1becf2d19277b24144bf34cfa
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:02:38 2009 -0700
Rename the screen private from I830Ptr pI830 to intel_screen_private *intel.
This is the beginning of the campaign to remove some of the absurd use of
Hungarian in the driver. Not that I don't like Hungarian, but I don't need
to know that pI830 is a pPointer.
commit 03e8e64f8669263e3cecb79ea57d5a26c0eaee3f
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Oct 7 22:15:37 2009 +0100
Complete the removal of UMS build support
Eric missed removing the now dead references to the deleted subdirectories
in configure.ac with commit b9b159c
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 5e44a0fa4209523bee56f513a2029869f96a710a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 18:08:51 2009 -0700
Remove more dead UMS code.
commit 6a716a25abc84f1c7f766fd3bfa1c2aac91e6ae7
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 17:58:32 2009 -0700
Remove the reg_dumper code, now that it's been moved to intel_gpu_tools.
commit e9aff787a55d684e3b9c6d5ea8ac2926be952280
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 17:53:59 2009 -0700
Remove the stepping debug app, replaced by version in intel_gpu_tools.
commit 71b9cdaa86bb9d3deb44f32f47771c33898253c2
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 17:53:21 2009 -0700
Trim down the hotplug debug app.
commit e95eb483e210def0814bc61fc36d672145da7dff
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 17:51:09 2009 -0700
Remove intel_idle, replaced by intel_gpu_top in intel_gpu_tools.
commit 8ae0e44e42db645abe6d385f561260d2ae4a1960
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 6 16:30:08 2009 -0700
Move to kernel coding style.
We've talked about doing this since the start of the project, putting it off
until "some convenient time". Just after removing a third of the driver seems
like a convenient time, when backporting's probably not happening much anyway.
commit b9b159c49854d8d9d2207946bb583537bb0d48d6
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 30 16:29:53 2009 -0700
Remove UMS support.
At this point, the only remaining feature regressions should be the lack of
overlay support (about to land), and the need to update the XVMC code to work
in the presence of KMS.
Acked-by: Keith Packard <keithp@keithp.com> (in principle)
Acked-by: Carl Worth <cworth@cworth.org> (in principle)
commit d26f4c493721dbb2e2cbf4efcf8d37228d1b1f3b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 5 13:31:31 2009 -0700
Remove UMS overlay support.
The replacement code is now landed, and the rest of UMS is about to disappear.
commit 33c488e83676d26e69145ea615f75ca52768f400
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 5 10:38:05 2009 -0700
Remove error state dumping code.
This is replaced by intel_gpu_dump, and would no longer be used once UMS is
gone.
commit 2370af32fe31bed8e5715639023635bdb3b83b1b
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:47 2009 +0200
Implement drmmode overlay
This does not restore the overlay on EnterVT/disable it on LeaveVT.
Does not look like this is necessary.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
[anholt: Hacked in avoiding the actual kernel calls with
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 99230864050ea2f26c2412c4c87c50947fc3cbe1
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:46 2009 +0200
Xv: introduce an overlay hal
This is the last preparatory step for overlay support with drmmode.
Safe two (specially marked) function calls in the setup code, all
hw accessing code goes now through these three new functions with
the ums_overlay prefix.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit bb04e184fdc55325a362ebf291e16a7c112a5f1d
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:45 2009 +0200
Xv: rework overlay buffer management
The basic idea is to only pin the buffer into the gtt when
the overlay hw is actually using it. This results in a few changes:
- Unify data copied/buffer handling with textured video. Now offsets
are always buffer relative and we just use drm_bo_map to access a
buffer.
- Implement double buffering using two bo's. This is necessary because
we can't pin the same buffer to the gtt and map it as normal memory.
- Kill XV_DOUBLE_BUFFER. With the above changes, overlay video is always
doubel buffered.
There is still the XvMC passthrough case, which makes the code slightly
ugly. Unfortunately we can't get at the bo behind this buffer.
Changes since the last review-round:
- Don't overallocate by a factor of 2.
- Prevent possible use-after-free issue.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 60462eb5b5c1931beecc1ed2d32f91090f64174c
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:44 2009 +0200
Xv: create xvmc_passthrough helper
This way all thes strange special cases make much more sense.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 71276dff9415322f75792a46c1a1cc0b900588b9
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:43 2009 +0200
Xv: scrap overlay offscreen pixmap support
The code looks like it's been bitrotting since being copied over
from the i810 driver. Furthermore painting rgb pixmaps with the overlay
engine is in these days of modern compositing X an absolute no-go. And
textured video doesn't support it neither, so its likely never ever
used by applications.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 99afdf985fa9f763fda4bc49ccd8111960a4ae0f
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:42 2009 +0200
Xv: small cleanups in I830PutImage
- scrap unused variable overlay
- scrap an superflous if and attach the code to the preceeding else
- tiny layout fix.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit d598456f1fe013c250530730c57ad720d38cde3a
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:41 2009 +0200
Xv I830PutImage splitup: extract i830_wait_for scanline
Also scrap the unecessary variable sync in I830PutImage and the
accompanying obfuscated logic.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 2ba03fa78197d1cb10d6401ad02cfe9edd2623b3
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:40 2009 +0200
Xv I830PutImage splitup: extract i830_copy_video_data
Just moves the code and passes back allocation failures.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 81fc74cc4ce81b9be8b9ba3bcacf1284c47ce80c
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:39 2009 +0200
Xv I830PutImage splitup: extract i830_setup_video_buffer
Just move the code and pass back allocation failures.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 0bf4cc5130482ee0f3924f34e37fa5fc988119b3
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:38 2009 +0200
Xv I830PutImage splitup: extract i830_dst_pitch_and_size
Just moves the code.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit c20ef591931b5efc5745d00c06f296c89cf32745
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:37 2009 +0200
Xv: kill destId in I830PutImage
It's only used to remember that XvMC has ỲV12 as output. is_planar_fourcc
already takes care of that in all necessary cases.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 5ce944994d57176d0ddf6f6d7c7779fdfcf39cb8
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:36 2009 +0200
Xv: kill hw double buffering logic
The idea for the hw double buffering support is to program two fixed
buffers and then only switch buffers in the OCMD register. But the driver
as-is always programs the new buffer address (in both register sets
when double buffered). Therefore we gain nothing by using this hw
capability. Scrap the software support for it.
When double buffered, we now allocate just a buffer of size 2*size and
switch between the two parts purely in software.
To make reviewing this easier, I'll shortly explain the differences of how
double-buffering (i.e. tear-free video) is achieved before and after this
change:
- When double buffer, allocate a buffer twice the size (unchanged).
- Depending upon the currently shown buffer-half, copy the new frame into
the other buffer-half. In the old code this is done by using the right
set of buffer offsets, either *Buf0Offset or *Buf1Offset. The new code
simply programs the offset for the right buffer-half into the single set
of offsets. The end-result is unchanged.
Now the big difference in hw-programming:
Old: Programm new buffer offset into both sets of _hw_ buffer offset
registers. Depending upon the current _sw_ buffer, select the _hw_ buffer
and program this into the OCMD register. This just complicates matters
unnecessarly.
New: Just always use the hw buffer 0.
And then it's again the same story in both old and new code:
- Execute an overlay flip (MI_OVERLAY_FLIP) to read in the contents of the
hw registers into the shadow hw registers (which are actually being used
by the overlay, not the ones we write stuff into). This is synchronized
with the respective crtc vblank by the hw.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 232418d72ee967a81e39481b9f2ee379cb685458
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:35 2009 +0200
Xv: use is_planar_fourcc helper some more
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 219b14310efe49aff5d3d9023d2ba440c9f702c1
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:34 2009 +0200
Xv: introduce planar memcpy helper
Reduced 3 copies of the same code to one.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit b90171f16652d1145fb80a63919f76a804a94cef
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:33 2009 +0200
Xv: rename i830_display_video to i830_display_overlay
This function only programs the overlay and is never called for textured
video. Make this obvious.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 857e40a6e00db72401717da3ed79edbf65db31d4
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:32 2009 +0200
Xv i830_display_video splitup: extract i830_overlay_cmd
This slightly moves around (and simplifies) the OSTRIDE reg programming,
too.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 50d70e644ea0574752d0fe160ce8d873653c913b
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Aug 11 16:06:31 2009 +0200
Xv i830_display_video splitup: extract i830_calc_src_regs
Also introduce an is_planar_fourcc helper. I'll use that one later.
In i830_display_video this changeset moves the XVMC case (previously
obscured as the default case) around. I've figured this default case
does not make sense, here's why:
XvMC is everywhere else handled as a planar format (e.g. in the register
programming a few lines down). Furthermore the id variable gets mapped
to FOURCC_YV12 if IS_I915(pI830) is true in I830PutImage. There's a
second caller in the offscreen overlay support code. But I think that
code is bitrotten and not reliable as an information source.
So we have a different behaviour only for id=FOURCC_XVMC and i965 class
hw (i830 class doesn't have xvmc). I've crawled through various
sources/intel documentations. Finally in the textured video implemention
for i965 class hw (src/i965_video.c) I've found a switch statement that
puts XVMC into the same case as I420 and YV12. So also in i965 class hw
xvmc uses a planar format.
In conclusion I claim that this code was bogus and XvMC on i965 class hw
over Xv overlay was most likely broken.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 2841a4cd8c6c64fdf4b2203ab73b57b38a50f651
Author: Carl Worth <cworth@cworth.org>
Date: Mon Sep 28 20:03:11 2009 -0700
Increment version to 2.9.0
And add a reminder to RELEASING that the incremented version number
needs to be committed, (since I forgot to do this with 2.8.99.902).
commit a790aff4fef7d0c86b7b9c0da4afdc9c0aba6636
Author: Carl Worth <cworth@cworth.org>
Date: Mon Sep 28 20:02:28 2009 -0700
NEWS: Add notes for the 2.9.0 release.
Just renamed notes as from 2.8.99.902.
commit a92bbcc94904684e7709b3ddaad82bc04607af26
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 22 17:08:23 2009 -0700
Increment version to 2.8.99.902
commit ae00a0923717caec6d0dad94527da26397bd12ce
Author: Carl Worth <cworth@cworth.org>
Date: Tue Sep 22 15:14:38 2009 -0700
NEWS: Add notes for 2.8.99.902
commit 7e7db7ac530b5282b0841585959597b54fcc633b
Author: Matthias Hopf <mhopf@suse.de>
Date: Mon Aug 17 19:24:03 2009 +0200
Add new backlight driver "samsung".
commit 7ae1d0dde6cef3437b67dbc21384cb179616a6c0
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Mon Aug 31 13:51:01 2009 +0800
Skip setting tv format property if output crtc is NULL
When TV is not connected and X start, after plugging TV cable again,
system will crash because output crtc is NULL. This patch will return,
do not handle crtc immediately, meanwhile set value will be effective
until user really enable output by xrandr command.
Signed-off-by: Ma Ling <ling.ma@intel.com>
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 02fe9be695f7e209944bd0f7b67950f93619feee
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Tue Sep 22 10:58:38 2009 +0800
Check whether the DVI-I/D is connected or disconnected based on EDID
When the monitor is digital type for SDVO-DVI D, there should exist the EDID. If
there is no EDID, it should be detected as disconnected.
Signe-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 762e406d138ac80854b6a23b1078b52f6581f0d8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Sep 22 01:34:37 2009 +0100
Revert "8xx: Fallback for any non-affine transformation."
This reverts commit 505025053d66d415e1c23ac858b9238fa8541d37.
In theory, the non-affine paths work -- at least for the stated test case,
so re-enable them and avoid the slow work-around.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 2cc1f3cb6034dddd65b3781b0cde7dff4ac1e803
Author: Keith Packard <keithp@keithp.com>
Date: Sat Sep 19 17:30:57 2009 -0700
i8xx: Format projective texture coordinates correctly.
Projective texture coordinates must be delivered as TEXCOORDFMT_3D
using TEXCOORDTYPE_HOMOGENOUS. This meant selecting the correct type
in i830_texture_setup, the correct format in i830_emit_composite_state
and sending only 3 coordinates in i830_emit_composite_primitive.
Signed-off-by: Keith Packard <keithp@keithp.com>
[ickle: tweaked to fix up a couple of use-before-initialised]
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 00e8de212b46a243f243b437b7eb866315ab89b3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Mon Sep 21 22:14:21 2009 +0100
Check the correct Picture for error during creation.
commit bd817e2d733dfdb1140874b06595ccd1ef39159b
Author: Keith Packard <keithp@keithp.com>
Date: Mon Sep 21 17:21:17 2009 -0700
Split i915/i830 composite_emit_primitive into two functions.
The i915 and i830 take similar but different data when emitting the
primitives, instead of trying to share code here, just split this
apart and avoid potentially breaking things later on.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 5e80297d088e8cdbf66d765f7d252dab66c8df86
Author: Keith Packard <keithp@keithp.com>
Date: Fri Sep 18 21:05:23 2009 -0700
Remove DGA support from the driver.
The xf86DiDGA code required that the scanout buffer always be
mappable, stay be at a fixed address in the aperture and have a
constant size. With frame buffer resizing, the latter two are no
longer true, and with KMS, we'd really prefer to not allow the former.
The only option available to the driver is to completely disable DGA
as the modes code has internal calls to the xf86DiDGA code when
fetching new modes from the hardware.
A fix for the DiDGA code will be added to the X server which will
automatically initialize DGA for mode switching and input, but not
frame buffer access, and not require any driver cooperation.
Thus, the correct solution is for the driver to not call xf86DiDGAInit
at all. For old servers, this eliminates a potential catastrophic
problem where random memory is written by the X server. New servers
will get the DIX-based behaviour automatically.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 4758311842a16600287c8f9f77ce0af1a31b9264
Author: Keith Packard <keithp@keithp.com>
Date: Fri Sep 18 20:59:52 2009 -0700
Remove vestigial internal rotation which broke KMS DGA/VidMode modesetting.
Pre-2.0, the driver supported rotation internally, rather than relying
on the X server rotation support. The last piece of this dealt with
rotating the mouse coordinates and also tried to preserve rotation
across DGA/VidModeExtension modesetting requests.
That latter bit of code broke under KMS as the rotation value was
never initialized, and when set to zero would create an invalid
configuration. This would confuse xrandr which would bail before
making any changes, leaving the user without a way to recover.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 505025053d66d415e1c23ac858b9238fa8541d37
Author: Carl Worth <cworth@cworth.org>
Date: Mon Sep 21 13:50:09 2009 -0700
8xx: Fallback for any non-affine transformation.
There are definitely bugs in the 8xx code dealing with non-affine
transformations. Disable that code for now to get things working.
Fixes bug #22947 ([855GM, xf86-video-intel-2.8.0] "Freeze" when RENDER extension is being used)
commit b4d29452b929a3ef224d3625e4bc66b787c5edb7
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Mon Sep 21 15:28:09 2009 +0800
More dumps for Arrandale LVDS
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 57fc09cef28bad2e3e8455b93ef2927118f8a3a3
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sun Sep 20 01:02:39 2009 +0100
Avoid fallbacks for a1 src/mask
Carl Worth did the hard work in identifying that the regression in
cairo between X.org 1.6 and 1.7 was caused by cairo sending an a1
mask to the server in 1.7 whereas in 1.6 cairo used local fallbacks
(as the source was using RepeatPad, which triggers cairo's
'buggy_pad_reflect' fallback for X.org 1.6). This was causing the driver
to do a fallback to handle the a1 mask instead, which due to the GPU
pipeline stall is much more expensive than the equivalent fallback in
cairo.
Reference:
cairo's performance downgrades 4X with server master than server-1.6.
https://bugs.freedesktop.org/show_bug.cgi?id=23184
The fix is a relatively simple extension of the current
uxa_picture_from_pixman_image() to use CompositePicture() instead of
CopyArea() when we need to convert to a new format.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 33f98e4056706f4c30bb4327677ac49e82058231
Author: Keith Packard <keithp@keithp.com>
Date: Thu Sep 17 18:16:02 2009 -0700
Don't destroy bufmgr at CloseScreen time
Under KMS, the bufmgr is not initialized at InitOutput time and so it
won't be re-initialized during server regen. Thus we must leave the
bufmgr running during regen and cannot destroy it in CloseScreen.
Under UMS, each place the bufmgr is initialized, it checks to see if
it has already happened. Hence, we can safely leave the bufmgr running
across server regen for UMS too.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ee9ad853574e3ee1a210db6207b84ecd466e08ee
Author: Keith Packard <keithp@keithp.com>
Date: Thu Sep 17 17:57:40 2009 -0700
Make sure DRM output properties are freed after we're done with them.
drmmode_output_get_modes was fetching output properties but only
freeing some of them.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit b8c5c996e888485c3a16d645c8490592534a7882
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 15 19:45:47 2009 -0700
Eliminate cursor flicker
We can update the cursor without hiding and showing it. In fact, doing the
hide/show causes noticable flicker when running in KMS mode.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit c2abfa8e54acab61250dba1e435760e3b1499c8c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 4 17:10:25 2009 +0100
Avoid fallbacks for compositing gradient patterns
Currently when asked to composite using a gradient source or mask, we
fallback to using fbComposite(). This has the side-effect of causing a
readback on the destination surface, stalling the GPU pipeline. Instead,
like uxa_trapezoids(), we can use pixman to fill a scratch pixmap and then
copy that to an offscreen pixmap for use with uxa_composite().
Speedups on i915:
firefox-talos-svg: 710378.14 -> 549262.96: 1.29x speedup
No slowdowns.
Thanks to Søeren Sandmann Pedersen for spotting the missing
ValidatePicture().
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit efbcf29dd1a1ca058b7a2a93f0685102c06c9369
Author: Carl Worth <cworth@cworth.org>
Date: Wed Sep 9 09:32:48 2009 -0700
Update version to 2.8.99.901 for snapshot.
commit 54fa27fcd97a6735d8eb6073f5ec7d0d40a7327f
Author: Carl Worth <cworth@cworth.org>
Date: Wed Sep 9 09:27:01 2009 -0700
NEWS: Add notes for the 2.8.99.901 snapshot
commit 1a77ca74bc829e019a06fe9ad559f013054c27ff
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Wed Sep 9 12:09:05 2009 +0100
i915: Restore nearest sampling
My recent commit [94fc93] to use the pixel centre for sampling with the i830
broke the i915. This restores the previous sampling coordinates for the
i915 whilst preserving the correct coordinates for i830.
Fixes: gnome characters disappear
http://bugs.freedesktop.org/show_bug.cgi?id=23803
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ce10b5b6fca086eb4af45c1db28352e06ee4ce0b
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Sep 8 00:56:34 2009 +0800
Add B43 chipset support
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 94fc93d4e2b88565dca17f72903d8991213c9ee8
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 5 09:35:10 2009 +0100
i830/i915: Set the sample position to the pixel center.
And in particular we apply the nearest sample bias separately for
src/mask.
Fixes cairo/test:
device-offset-scale
finer-grained-fallbacks
mask-transformed-{similar,image}
meta-surface-pattern
pixman-rotate
surface-pattern-big-scale-down
text-transform
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit ced0cc8bb28106c18473777bb184872786325e99
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 5 09:05:36 2009 +0100
i830: Update comments
i830_composite() is no longer shared with i915 but
i830_emit_composite_primitive() is.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 8863706e25a73f68993d946e2f1c1040bae0f9c5
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 5 09:03:56 2009 +0100
i830: Trim composite setup
Remove a couple of redundant NOOPs from the setup and correct the required
space checking for atomic batch operation.
commit a9b12111f9787950ad6b8f295a70a872c5933c93
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Sat Sep 5 00:57:39 2009 +0100
i830: remove padding NOOPs from composite
Bumps aa10text up from 249k to 260k!
These NOOPs have existed uncommented since
04d1584737fd0d14e99608a97281fd7b1549ae0e.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 9c1bf6d01ca307b7a9b91e181ad7f341862e5e1c
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Fri Sep 4 23:31:44 2009 +0100
i830: do not use stale mask transform
Not only were incorrectly falling back if we had non-affine
transformations, but we made the decision based on a stale transformation
matrix.
Related bug 22877:
batch_start_atomic horribly breaks performance after a while
https://bugs.freedesktop.org/show_bug.cgi?id=22877
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Tested-by: Maximilian Grothusmann <maxi@own-hero.net>
commit e903b3ebad29d943c05ff550940034c3a43e0235
Author: Matthias Hopf <mhopf@suse.de>
Date: Thu Sep 3 16:34:08 2009 +0200
Don't set backlight level if going on->on.
Otherwise changed backlight will be reset upon DPMS switch off, because first
this function is called with DPMSModeOn.
commit 91f26937c1a3a4f33da86aa6b62ab9b288a54e15
Author: Matthias Hopf <mhopf@suse.de>
Date: Tue Aug 18 18:44:38 2009 +0200
Use "Backlight" as backlight brightness property.
BACKLIGHT is now deprecated, though still usable.
commit dbc8944ee9e6755ab11dfc7375c3394f531a49ce
Author: Matthias Hopf <mhopf@suse.de>
Date: Tue Aug 18 18:34:45 2009 +0200
Add get_property support.
So far only BACKLIGHT is changed.
commit c18fc7955dc2aec878dd3bea1d51aaecf3f08858
Author: Matthias Hopf <mhopf@suse.de>
Date: Tue Aug 18 18:05:45 2009 +0200
Don't ignore backlight level change to the same level.
If set externally to a different level, this would result in a no-op.
OTOH if the display is switched off (DPMS) you do not want the change to take
place immediately, but rather to be saved and set later when the display is
active again.
commit fe7693c94a396b9d17bb66a000178750a432ce3a
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Wed Sep 2 22:57:33 2009 +0800
Make DGA optional
As DGA is optional in xserver, we should check this too instead
of always trying to init DGA.
Found when update xserver to 6fffcd5825454a7fe58ffbcfb219f007cf38e731,
but not update xf86dgaproto, which caused X fails to start.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 5812531e08147576de776b2dd64e7f94c08eb851
Author: Carl Worth <cworth@cworth.org>
Date: Fri Jul 31 11:20:23 2009 -0700
debug: i830_valid_command: Return invalid for subopcodes with no name
Previously the code would always return the count, before ever looking
into the _3d_cmds table to see if there was actually a valid command.
Thanks to Alan Coopersmith who reported that the code was confusing
parfait:
https://bugs.freedesktop.org/show_bug.cgi?id=21666
commit 7c48c21b22bf5862c5a35bda1635753cc5a7197c
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Aug 27 09:47:12 2009 +0800
set correct value for indirect access check bound
commit 6361c3b9af39265df9222b1f3b6fb9c4197087c1
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 25 19:23:27 2009 -0700
Fix SHM functions to work with server after 1.6.0
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 2786a66719a6dbb735eb7c551c412475c30ffa51
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 25 18:35:54 2009 -0700
KMS: allocate one bo per crtc for cursor
The KMS API doesn't provide for sharing a single bo for multiple
cursor images, so allocate one bo for each crtc to hold the cursor
image. KMS also only supports ARGB cursors, so don't bother to
allocate buffers for two color cursors.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit e51126c57132492c664f86981c55b166dbb54c79
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 25 18:34:25 2009 -0700
Add cursor registers to debug dump output.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 5fa8d04d9c86f343802c05bd3e11c6e733f01b63
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 25 18:33:04 2009 -0700
Reload cursors as needed when setting new modes.
Cursor images may need rotation, or positions updated when new modes
are set. The server provides a convenience function,
xf86_reload_cursors for precisely this purpose. Just call it after the
new mode is set.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 1fc3f467ab3edd405adc569ac7f629077e6ffb9d
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 25 09:46:10 2009 -0700
Add KMS only build flag
Rather than refactoring all our init code only to have it go away when
we remove UMS, this patch adds a build time flag to allow the driver to
assume KMS support.
With this flag active, the driver will not request that I/O or MEM be
enabled at probe time, which can allow the server (if other drivers also
cooperate) to run as a non-root user.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 5dccd1be3ab80b642ef2022446f5bdc1656ed943
Author: Wu Fengguang <fengguang.wu@intel.com>
Date: Fri Aug 21 14:57:11 2009 +0800
Add HDMI audio registers
Dump some of the audio registers at server startup time.
(II) intel(0): AUD_CONFIG: 0x00000004
(II) intel(0): AUD_HDMIW_STATUS: 0x00000000
(II) intel(0): AUD_CONV_CHCNT: 0x00000000
(II) intel(0): VIDEO_DIP_CTL: 0x20000600
(II) intel(0): AUD_PINW_CNTR: 0x00000040
(II) intel(0): AUD_CNTL_ST: 0x00002000
(II) intel(0): AUD_PIN_CAP: 0x00000094
(II) intel(0): AUD_PINW_CAP: 0x004073bd
(II) intel(0): AUD_PINW_UNSOLRESP: 0x80000008
(II) intel(0): AUD_OUT_DIG_CNVT: 0x00000001
(II) intel(0): AUD_OUT_CWCAP: 0x00006211
(II) intel(0): AUD_GRP_CAP: 0x00000004
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
commit 38e97d2366738e83e76c72353b65edb13a9d2c7f
Author: Wu Fengguang <fengguang.wu@intel.com>
Date: Fri Aug 21 11:31:13 2009 +0800
Add intel_audio reg dumping program
It can dump HDMI audio registers for G45.
Signed-off-by: "Wang, Zhenyu Z" <zhenyu.z.wang@intel.com>
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
commit 6955fc7a74edf6034a292c31a304577c35e925e6
Author: Kristian Høgsberg <krh@redhat.com>
Date: Thu Aug 20 16:48:58 2009 -0400
kms: Don't use fb offset when using shadow buffer
commit 465a4ab416b2e5ad53b96702720331a44fffa2fe
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 12 19:29:31 2009 -0700
Align the height of untiled pixmaps to 2 lines as well.
The 965 docs note, and it's probably the case on 915 as well, that the
2x2 subspans are read as a unit, even if the bottom row isn't used. If
the address in that bottom row extended beyond the end of the GTT, a
fault could occur.
Thanks to Chris Wilson for pointing out the problem.
commit a3962e6f74ddd954ae1390d150a347745d7bdb24
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 18 10:56:50 2009 -0700
Print block length of backlight table
For debugging VBIOS dumps
commit 320f21669900f99a7daf8f2294f37be9ad71d05f
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 17 15:19:41 2009 -0700
Dump LVDS backlight info from bios_reader
Add LVDS backlight and power VBT structures and dump from the BIOS reader.
commit a50916530426a662f5ed262892080b860a445da3
Author: Matthias Hopf <mhopf@suse.de>
Date: Mon Aug 17 15:53:15 2009 +0200
Add BACKLIGHT property support in KMS case.
commit 376397c21eb9a7e4ea79d349af41da81c1af861f
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Aug 18 10:01:12 2009 +0800
Fix VGA plane disabling
Only apply on G4X with SR01 bit5 workaround for VGA plane disable, and
restore behavior back for other chips to make sure other modes got disabled
too.
For bug #17235, #19715, #21064, #23178
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 926c7e7d30458078f8185d4e0b9b32b40102b3d5
Author: Matthias Hopf <mhopf@suse.de>
Date: Thu Aug 13 13:59:55 2009 +0200
Add HP Mini 5101 to quirks list.
commit 713820197755ea53003b36a920922c3c525eeeea
Author: Adam Jackson <ajax@redhat.com>
Date: Tue Aug 11 14:50:03 2009 -0400
Fix the chip names printed in the log to be less obnoxious.
Names taken from pci.ids. Pineview appears to be a platform not a GMCH,
so use the G/GM convention to distinguish.
commit e8f0763d405a8152c74c28792c52fe12c1d41dd5
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 7 18:24:44 2009 -0700
Fix math in the tiling alignment fix.
commit 222b52ef16895823fbf3a0fc0be4eb23b930ed1b
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 7 18:05:29 2009 -0700
Align tiled pixmap height so we don't address beyond the end of our buffers.
commit 62494407e529cfa68529b7267155a12d75418f21
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Thu Aug 6 13:52:54 2009 +0800
Fix typo in bios_reader for invalid pointer cast
Fixed locally for af45482a52999b52bf41468c458808e30c100e35, but pushed
wrong commit.
commit 79b6851148574419389ac8055b0c31b8bdac3ab3
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 5 12:45:16 2009 -0700
Fix sampler indexes on i965 planar video.
We only set up one sampler, because all of our sampling is the same. By
using a non-zero index for the other two samplers, we'd dereference (likely)
zeroed data, resulting in using NEAREST filtering. This was a regression in
40671132cb3732728703c6444f4577467fa9223f which incidentally switched from
having 6 samplers to 1.
Bug #22895, #19856
commit f4e4c1a8544e264c5a1da02f4e7990a1beecf71e
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Aug 5 15:00:37 2009 +0800
It seems that indirect data upper bound check in STATE_BASE_ADDRESS
is not acting like what bspec told on 965gm.
G45+ follow bspec, but we have to set it to a large value for 965gm.
commit af45482a52999b52bf41468c458808e30c100e35
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Fri Jul 24 10:44:20 2009 +0800
Calculate the DVO relative offset in LVDS data entry to get the DVO timing
Now the DVO timing in LVDS data entry is obtained by using the
following step:
a. get the entry size for every LVDS panel data
b. Get the LVDS fp entry for the preferred panel type
c. get the DVO timing by using entry->dvo_timing
In our driver the entry->dvo_timing is related with the size of
lvds_fp_timing. For example: the size is 46.
But it seems that the size of lvds_fp_timing varies on the differnt
platform. In such case we will get the incorrect DVO timing because of
the incorrect DVO offset in LVDS panel data entry.
Calculate the DVO timing offset in LVDS data entry to get the DVO timing
a. get the DVO timing offset in the LVDS fp data entry by using the
pointer definition in LVDS data ptr
b. get the LVDS data entry
c. get the DVO timing by adding the DVO timing offset to data entry
https://bugs.freedesktop.org/show_bug.cgi?id=22787
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 50e2a6734de43a135aa91cd6e6fb5147e15ce315
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jul 28 18:26:25 2009 +1000
intel: drop RES_SHARED_VGA not needed anymore
commit f3387310f312a4a9e1d691974834c3d290c2fa32
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jul 28 18:27:10 2009 +1000
xserver: fix up for stable build
reported by Arkadiusz Miskiewicz <arekm@maven.pl>
commit 9bc0096f9de4b85ca6d6a5db109e49c4364bcee7
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jul 28 13:55:39 2009 +1000
intel: since driver depends on newer server don't need to wrap this
drop resource/RAC interactions
commit 9a3b568d62a0b48f4a42ea5377740b2df1af432a
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jul 28 13:32:30 2009 +1000
intel: update for resources/RAC API removal
commit 3418c6c16b108e45f67f3c868d28932266f7a0bc
Author: Krzysztof Halasa <khc@pm.waw.pl>
Date: Tue Jul 28 10:47:44 2009 +0800
h/v bias in 3DSTATE_DEST_BUFFER_VARIABLES is 4-bits wide
Fixes bug #22370
commit 378445738494663f2ee1615598d4c77b870745af
Author: Dave Airlie <airlied@redhat.com>
Date: Tue Jul 28 10:10:13 2009 +1000
intel: remove unneeded includes
none of these need the resource includes
commit 8084f76d86f048ca5b82da089fffa9665dbbcdd5
Author: Keith Packard <keithp@keithp.com>
Date: Sun Jul 26 13:14:05 2009 -0700
Allow DRM mode setting to include transformations
This removes the explicit transform disabling code in drm_set_mode_major.
Without a fixed X server, transforms will still be broken, but even a fixed
X server can't work around this driver bug.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 9a45ace207199eb40e95dc6d2670b3096e66ecd9
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jul 23 11:09:53 2009 +0800
XvMC: enable XvMC/XvMC-VLD on IGDNG
commit 043b4a866ab51acffc52d2d71db3475007747571
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jul 23 11:07:13 2009 +0800
add compiled shader programs for XvMC/XvMC-VLD on IGDNG
commit 7684adaa370e8b0bd22e6e7dd1d5fa05f6142bab
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jul 23 10:57:22 2009 +0800
Check the version of intel-gen4asm tool in configure.ac
commit 7dc95b4f1dfecbeb7e9f4a0c35fda32d020be8fe
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Jul 24 10:39:05 2009 +0800
XvMC: pin XvMC buffers under KMS.
Under KMS, the buffer allocated by i830_allocate_memory
isn't pinned anymore. However currently 915 XvMC needs
static offsets.
Fixes bug #22872
commit 12c5aeca7a3db92d3522d00f5daf338d522e2176
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 16 13:34:09 2009 -0700
8xx render: Add limited support for a8 dests.
This improves aa10text performance from 74k to 569k on my 855 laptop.
This also causes my 865 to hang on aa10text like it does on rgb10text,
thanks to actually hitting render accel.
commit 6b7728491c3b771bcba2c7ffd75330c0a0b37f44
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jul 15 16:38:07 2009 -0700
Only align DRI2 tiled pixmaps to the DRI2 tiled pixmap alignment requirement.
This should save significant amounts of memory for glyph and other small
pixmap storage.
Bug #21387
commit 22f7cbc32b70a89d55c79bbea39fb10c50a310ec
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 9 23:56:22 2009 -0700
uxa: Tell the driver when we're just going to immediately map the pixmap.
This lets the driver allocate a nice idle buffer object instead of a
busy one, reducing runtime of firefox-20090601 on my G45 from 50.7 (+/- .41%)
to 48.4 (+/- 1.1%).
commit 5ef3db45e059df136162584d00d4b0b511456a33
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 9 19:24:38 2009 -0700
uxa: Skip fill of temporary alpha picture that just gets copied over.
This was needed when we were doing the mask computations in this pixmap,
but now they're done in a temporary and then uploaded later.
This reduces runtime of firefox-20090601 from 52.6 (+/- .96%) to 50.7
(+/- .41%) seconds on my G45.
commit 6f3fc6b20f3daedab02e31f49678d4d2ff0fa7a3
Author: Keith Packard <keithp@keithp.com>
Date: Tue Jul 21 12:32:10 2009 -0700
drmmode_output_get_modes: Replace existing EDID property blob with new one
This synchronizes the X EDID data with the kernel EDID data each time the
kernel data may have changed. Otherwise, X ends up stuck with the first EDID
data it sees, failing to accomodate to different monitors.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 840a787a191b31ece5068e10daed04bee70bb1a2
Merge: 0a4c4c5 5d50a94
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 20 23:00:06 2009 -0700
Merge branch '2.8'
commit 5d50a949b3c5d0ad2bc4cf48ab25da1f707a4f6f
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 20 22:59:37 2009 -0700
Increment version number to 2.8.0 for release.
commit b12220bd81f3a0509a3746dac3258e53f3879b23
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 20 22:59:02 2009 -0700
NEWS: Add notes for 2.8.0 release
Many thanks to Gordon for his notes from http://intellinuxgraphics.org/2009Q2.html
commit 0a4c4c5fe8ebad2dd13f5770bd90a194eebb2890
Author: Peter Hutterer <peter.hutterer@who-t.net>
Date: Thu Jul 16 11:40:15 2009 +1000
Update to xextproto 7.1 support.
DPMS header was split into dpms.h (client) and dpmsconst.h (server). Drivers
need to include dpmsconst.h if xextproto 7.1 is available.
SHM is now shm.h instead of shmstr. Requires definition of ShmFuncs that's
not exported by the server.
Signed-off-by: Peter Hutterer <peter.hutterer@who-t.net>
commit 57c7cbade9556e7b21867e61353f0928fd553616
Author: Owain Ainsworth <zerooa@googlemail.com>
Date: Thu Jul 16 20:38:43 2009 +0100
accessing a pixmap if prepare_access fails is verboten.
Don't do it, treat this the same as every other prepare access call in uxa.
Reviewed-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Owain Ainsworth <zerooa@googlemail.com>
commit bb3007384298cb57625ec0b3868dff9b23568f3e
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 16 12:56:07 2009 -0700
Really fix i915 render. Fail at commit --amend.
commit 8dd7ccf37e2de6d80b556e6d18af244cefc1e417
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 16 11:40:51 2009 -0700
Fix 915-class Render after the 8xx-class Render fix.
The two shared i830_composite.c, so giving i830 atomic batch support
triggered anger about starting i830's atomic area while in i915's atomic
area. Instead, split the emit-a-primitive stuff from the state emission.
commit a1e6abb5ca89d699144d10fdc4309b3b78f2f7a9
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jul 15 14:15:10 2009 -0700
Use batch_start_atomic to fix batchbuffer wrapping problems with 8xx render.
Bug #22483.
commit e386e7b14b139f15205e14b173e8222bf38d9e18
Author: Keith Packard <keithp@keithp.com>
Date: Wed Jul 15 09:43:04 2009 -0700
Reset framebuffer offset when rebinding aperture (22760).
scrn->fbOffset may be changed when binding objects to the aperture during
server initialization or VT enter. This was accidentally removed when the
NoAlloc option was eliminated.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit b74bf3f9a65af9e72921d4e9028d9d4d023f8bc6
Author: Barry Scott <barry.scott@onelan.co.uk>
Date: Mon Jul 13 16:34:20 2009 -0700
Fix XV scan line calculation when rotated.
commit 82905c7c0b871a97ec435a765c2ca407903ba595
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 13 05:29:49 2009 -0700
Increment version to 2.7.99.902
commit 925bc6cbd430a00928fac2ef58724dd37c3bc349
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 13 05:27:40 2009 -0700
RELEASING: Fix typo in instructions
commit 67c0afc7b7446a7b98aa7c65043ddba4c7c72b82
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 13 05:27:06 2009 -0700
NEWS: Add notes for 2.7.99.902
commit 34c674dd45879b8ba8395b93b16c8a9e7b848f1f
Author: Keith Packard <keithp@keithp.com>
Date: Sat Jul 11 22:53:42 2009 -0700
Remove vestiges of NoAccel options from i830_driver.c
The enum and OptionInfoRec weren't removed in the initial patch
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 33d6e7a2355dfb8ad324c4fa28ce61c7e051b435
Author: Keith Packard <keithp@keithp.com>
Date: Sat Jul 11 22:53:11 2009 -0700
intel.man: Mark NoAccel option as i810/i815 only
The NoAccel option is not valid for other chips.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ed8a9a94e1a670ca35311c9ed83d0c479530d41a
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jul 10 17:13:14 2009 -0700
i830_uxa_prepare_access: Flush and wait for idle for non-bo pixmaps
Without kernel support and explicit knowledge about where in the ring the
last rendering operation for a specific pixmap was, we must synchronize with
any outstanding rendering before accessing a pixmap which does not have a
buffer object.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit cb19ac207b784d814f6f389110fd1b21a0f34e8b
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jul 10 14:01:02 2009 -0700
KMS: Keep screen pixmap devPrivate.ptr NULL during init and resize
The frame buffer only has a valid address between prepare_access and
finish_access calls, so remove all other attempts to compute an address from
the driver.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 704b88dd50a7e7e3f362264b86d0401bee8603aa
Author: Keith Packard <keithp@keithp.com>
Date: Wed Jul 8 13:06:47 2009 -0700
i830_bind_memory: Under UMS: Bind GEM bos with dri_bo_pin, else through the GART
We only need to get static offsets for objects when not running KMS,
otherwise the kernel will manage those as needed for us.
Binding objects is done in one of two ways. For GEM buffer objects, we use
dri_bo_pin. For GART allocated memory, we bind that to the GART.
commit 7b273732f70e91df8b41d5c48e1379271557dd8e
Author: Keith Packard <keithp@keithp.com>
Date: Wed Jul 8 11:53:13 2009 -0700
Allocate GTT space for GEM only under UMS
GEM requires GTT space to map objects. Under KMS, the kernel driver has
already provided all available GTT space to GEM, so the X server need not do
anything.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 56bfee8705f5d7d965227013b205dbc4c93e220c
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jul 10 14:49:20 2009 -0700
Always set screen pixmap data pointer at init and resize times
For non-DRM environments, the screen pixmap will be GART allocated memory
and not a libdrm buffer object and so uxa will only use devPrivate.ptr to
find the associated memory. Make sure devPrivate.ptr is set each time the
framebuffer is allocated so that uxa will be able to draw to it.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 98087a0b966d5dc69faf72719153a2c878ba3de1
Author: Keith Packard <keithp@keithp.com>
Date: Wed Jul 8 11:47:25 2009 -0700
Make xorg.conf DRI option work under KMS. Fix name of I830AccelMethodInit
KMS mode does not call I830AccelMethodInit as that does the user
modesetting initialization (yes, it was misnamed), but that means that the DRI option
was ignored. Create a new i830_check_dri_option function to do the option
detection, then remove that from I830AccelMethodInit, which is renamed
i830_user_modesetting_init to reflect what it actually does.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit d655a3ff423e69c19a5dc07140cbf3caaa32cb86
Author: Keith Packard <keithp@keithp.com>
Date: Wed Jul 8 18:06:40 2009 -0700
Remove NoAccel support
This removes yet another 'debugging' option that hasn't seen real use in a
long time, and wasn't supported under KMS in any case.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 4e4b947f0b13f4a62606ccfd5729d5eb26ca0e92
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 9 15:52:16 2009 -0700
Remove bad comment about 3DSTATE_DRAWING_RECTANGLE size.
commit 9155cfca75a207bce0fad945f32f0cb33eab8c4e
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 9 14:16:07 2009 -0700
Fix lols in trying to figure out whether this is a 64-bit build.
Noticed by: Michel Dänzer <michel@daenzer.net>
commit 40e7c9505265823786cf730214db84812a5e494e
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jul 6 11:54:50 2009 -0700
Refuse to allocate giant BOs on 32-bit systems.
The overcommit of address space combined with these buffers hitting SW
fallbacks all the time means that we're probably better off telling the
application "no" instead of likely silently failing later.
Bug #22601.
commit 6337cd23e692cae789d07f429442c425c18e1d4f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jul 1 15:54:38 2009 -0700
Initialize the other argument to drmSetInterfaceVersion.
The kernel ignores it if dd_major is -1, anyway.
commit 216d939858abc924f2e32c95518f937f29ea018e
Author: ling.ma@intel.com <ling.ma@intel.com>
Date: Tue Jul 7 14:26:02 2009 +0800
enable sdvo lvds scaling function
Currently we implemented basic sdvo lvds function,
But except for sdvo lvds fixed mode, we can not switch
to other modes, otherwise display get black. The patch
intends to work for all modes whose HDisplay and VDisplay
are lower than fixed mode.
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 0402f4f331148084552bd3963dbcb3fb900be8ea
Author: Simon Farnsworth <simon.farnsworth@onelan.co.uk>
Date: Thu Jun 18 12:33:47 2009 +0100
Raise XV limit to 2048x2048 to match hardware limits.
The bigrequests limit isn't present in current X servers (tested using
textured video on a 965 with both image and window at 2048x2048 on a
1920x1200 display, and image at 2048x2048, window at 1024x1024).
Remove the artificial limit, enabling full-screen HD video when
rotated.
commit a66357832388ba9db21a4b3bf8311d9d1f1ab308
Author: Keith Packard <keithp@keithp.com>
Date: Tue Jul 7 14:13:57 2009 -0700
non-DRI FB resize failed to assign the screen pixmap devPrivate.ptr (22328)
When not using DRI, the screen pixmap is not in a bo, and so the usual
enable/disable access functions don't adjust the pixmap devPrivate field,
leaving it to the frame buffer allocation code to assign this correctly.
During mode setting and fb resizing, FB access is disabled, and the
screen pixmap devPrivate is stashed away by xf86EnableDisableFBAccess,
to be restored when FB access is turned back on. This means that we have to
set the pixmap devPrivate.ptr (in case xf86EnableDisableFBAccess doesn't
do this), along with storing the address in the scrn->pixmapPrivate field.
Signed-off-by: Keith Packard <keithp@keithp.com>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit c889b34e432198d5410a068eff3089ff5314ac27
Author: Chris Wilson <chris@chris-wilson.co.uk>
Date: Tue Jul 7 18:05:01 2009 +0100
Check for a valid I830Ptr before closing master.
After failing to become DRM master, the X server dies attempting to close
the master fd during free:
(EE) intel(0): [drm] failed to set drm interface version.
(EE) intel(0): Failed to become DRM master.
(EE) intel(0): failed to get resources: Bad file descriptor
(EE) intel(0): Kernel modesetting setup failed
Backtrace:
0: X(xorg_backtrace+0x3b) [0x8133a3b]
1: X(xf86SigHandler+0x55) [0x80c7945]
2: [0xb805d400]
3: /usr/lib/xorg/modules/drivers//intel_drv.so [0xb7b4bfcc]
4: X(xf86DeleteScreen+0x6b) [0x80d465b]
5: X(InitOutput+0x548) [0x80b0158]
6: X(main+0x1cb) [0x807220b]
7: /lib/tls/i686/cmov/libc.so.6(__libc_start_main+0xe5) [0xb7d107a5]
8: X [0x8071881]
Saw signal 11. Server aborting.
ddxSigGiveUp: Closing log
ddxSigGiveUp: re-raising 11
Segmentation fault
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 705042f497b7b3843c2dcc5c160fb8dfeac1472a
Author: Keith Packard <keithp@keithp.com>
Date: Mon Jul 6 13:49:31 2009 -0700
Handle DRI2INFOREC version 3
This DRI2 version does not support the old CreateBuffers/DestroyBuffers
interface anymore.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 2ebc7d32e47b5edd5b776c39f936ed4e053caac2
Author: Keith Packard <keithp@keithp.com>
Date: Thu Jul 2 13:13:14 2009 -0700
Update to multi-API DRI2 interface
The DRI2 interface was changed to support both old and new drivers in an
API/ABI compatible fashion. This change syncs the intel driver with the new
version of the DRI2 API.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit f6f79eb629184366b1355743d601129a526da90c
Author: Rémi Cardona <remi@gentoo.org>
Date: Mon Jul 6 11:01:31 2009 +0200
remove unused shader program
This file is not even referenced by any Makefile.am
Acked-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 7e722ada533777c5e9ddf44bb4d770bacf8e13bf
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Mon Jul 6 16:25:13 2009 +0800
Disable FBC on IGDNG
Don't make FBC count for memory allocation.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 74227141923a2f5049592219ab80e8733062a5d9
Author: Barry Scott <barry.scott@onelan.co.uk>
Date: Tue Jun 23 14:14:50 2009 +0100
Fix segv for clipped movie window
When playing a movie that is clipped on its left and right edges the Xorg
server will SEGV sometimes. This is because the intel driver ignores the
clipping info when it copies the planes out of the XV data.
The check for the optimised copy was wrong to ignore the width required.
Which leads to too much data being copied by the memcpy. It the source buffer
happens to end exactly on a page boundary the server will SEGV.
As we reviewed the code we checked the calculation of src1, src2 and src3.
The patch includes additional comments to make it clear what the elements of
the calculation are.
This bug exists in git head and we also see it in 2.4.1.
Barry
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
commit c1755599db1d9a20954b84ccc07afd892bb6ac9e
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Jul 2 13:04:51 2009 -0700
Clear the bo on the rotate scratch pixmap
Since the scratch pixmap header will be re-used after allocation, we
need to clear its bo attachment when we stop using it, otherwise a later
user will use a bogus bo.
Reviewed-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 324b4686204feb3a7370eeecaff8ba44635f73ca
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Jul 2 14:15:37 2009 +0200
Xv i830_display_video splitup: extract i830_update_scaling_factors
Just moved the code, no other changes.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit c2410addbfb99fcd7069591d9f387c35ed760522
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Jul 2 14:15:36 2009 +0200
Xv i830_display_video splitup: extract i830_update_polyphase_coeffs
To slightly clean up the implementation of i830_update_polyphase_coeffs,
introduce the two small helper functions i830_limit_coeff and
i830_store coeffs_in_overlay_regs.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Reviewed-by: Ian Romanick <ian.d.romanick@intel.com>
commit 795c11c49cf10525f02127a3629d35378d802fa7
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Thu Jul 2 14:15:34 2009 +0200
Xv i830_display_video splitup: extract i830_update_dst_box_to_crtc_coords
Just moved the code ouf of line.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 4100abdf5d208bbcbb4ceabad0572c04221443c9
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Jun 30 13:12:45 2009 +0200
Xv: kill !textured condition
This is in the overlay path and therefore always true.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit b0df0fe91e2b800ed096f369850aa1af4be2f157
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Jun 30 13:12:44 2009 +0200
Xv overlay: implement GAMMA5 errata
- also ensure that the most significant byte is zero
- while I was looking at the code, add the Overlay suffix to
SetPortAttribute like in the textured case.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 5ef4d3cde1335350d82469ebbaed1b547a59552c
Author: Daniel Vetter <daniel.vetter@ffwll.ch>
Date: Tue Jun 30 13:12:43 2009 +0200
Xv: kill unneeded indirection
overlay and textured video have the exact same QueryImageAttributes
function.
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
commit 1e4784bf26e3c154f5673f7b5add3ef7af3b1474
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jun 30 19:52:36 2009 -0700
uxa: Fix segfault on source-only picture usage with FallbackDebug.
Bug #22107.
commit 7e79fc8aa93df4df37c25cf37ee0ec6c7caca1d9
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Jun 30 15:40:34 2009 +0800
Fix 945GM VT switch in UMS
Bug #19578. We should set private intel_crtc state according
to current, as fail to do so pipe A needs active won't be taken
care of. Also make sure pipe swap operation always set during
VT switch.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 50392ac8234d643c8a99e1753bdb196c0062a891
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon May 18 13:53:33 2009 +0800
Load fbcon too if kernel mode setting is checked on
If i915 module has already been loaded and kms check is true,
it would be nice to load fbcon module too.
Signed-off-by: Zhenyu Wang <zhenyu.z.wang@intel.com>
commit 058ad9e6ab4a00ff66046d94c2129056011ebee9
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jun 30 16:02:19 2009 -0700
Don't try to pin buffers in KMS mode
The only things we try to pin in KMS mode are the cursor objects and
front buffer, and those are taken care of by the kernel anyway, so we
shouldn't even bother trying to pin them (well, not entirely true,
XvMC tries to pin as well, but it needs work w/KMS anyway).
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit cec9fc6f6cffce186606f39982d0d78ff7c63bbf
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jun 30 12:27:59 2009 -0700
Make KMS set_resource function return TRUE
This is what's expected by the server, and allows the EDID for example
to be exported in the KMS case.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 53e248af4365232416d2143a791a07c6751f8319
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jun 30 12:00:28 2009 -0700
Use DVO timing block instead of fp_timing when parsing LFP data
The KMS side was correct, but the UMS patch was broken. We need to use
the DVO timing block of the LFP data to get the timing, not the
fp_timing block.
Fixes fdo bug #22529.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 362883c2f9a3442f7678e6e815f41b21baaa3f53
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jun 29 16:26:15 2009 -0700
Add a few error messages for DRM initialization
Makes it easier to see where things go wrong.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit afac333bef4a0ac934f0e4d933dc5053d81ca88c
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Jun 30 11:10:52 2009 +0800
Remove unused packed yuv sampler shader programs
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 150c9adebc0b502f19c970783f411928e5a5c3b1
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Jun 30 10:42:41 2009 +0800
Xv: fix domain usage for binding table on i965+ chips
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 7770958e42d60966d95702e75c704e20ae2d90dd
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Tue Jun 30 10:41:26 2009 +0800
Add XV support on IGDNG
This brings necessary change for IGDNG for texture video support
from 2D render code.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit f806fe7d675b966680a63406167ce37e4f8a1ae8
Author: Xiang Haihao <haihao.xiang@intel.com>
Date: Thu Jun 25 15:39:32 2009 +0800
Enable 2D composite on IGDNG
This patch enables 2D composite on IGDNG. IGDNG requires
new compiled shader programs for Gen5 and some command changes.
The most notable is the layout of vertex element has changed,
but we tried to keep it as origin to not change shader programs.
Also vertex buffer state requires end address of vertex buffer
instead of origin max index.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 9fb34012f667e37f480085696ef9c2632d6eb7e1
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Thu Jun 25 15:30:04 2009 +0800
Add new compiled shader program for IGDNG
Also check intel-gen4asm tool here for new -g option, which is
required to compile new programs.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 488acc4595bb7f40130afcb8bcb05656ff3ae82c
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Thu Jun 25 14:05:40 2009 +0800
Move shader programs under its own subdirectory
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 170cae0c8d58fc141de1d8a2f17a4328d39c1263
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jun 29 12:55:43 2009 -0700
Only get the VBIOS in non-KMS mode
In KMS mode, the kernel takes care of this for us, so don't bother.
commit 6511c082459789cf279e7a4528775a1c821ad8cc
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jun 29 12:53:51 2009 -0700
Output error info if we fail to get DRM resources
Useful for debugging.
commit 00eb73286c3512a362dce00efdeae740772d0dcd
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jun 29 09:12:28 2009 -0700
Use swapbuffers_wait control
Commit 1eec83a203c48822400742a1fb184b2cb52c62f7, which added the new
SwapbuffersWait option, didn't actually include the code which used it. So
add a test to DRI2's CopyRegion call, only emitting the scanline wait
command if the swapbuffers_wait option is set.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit f53b3239dbc0ed723774e386e07ac9d8ce96bb89
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Thu Jun 25 10:22:23 2009 +0800
Disable XvMC on 915G/GM in KMS
These chips require physical address for XvMC surface, which
is not available in KMS case. Instead of crashing X, disable it now.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit f0270bbb47baed78a0ff6189ae20d3ac322ec02b
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Jun 24 14:42:08 2009 -0700
Fix i830_crtc_on to only check outputs associated with the given CRTC
Otherwise we may end up returning a false positive if some other output & crtc
are on, but not the one in question, again leading to hangs.
Reported-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 5d80e24b5fc6d6028028da6ded35389c08bfce29
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Jun 24 13:12:25 2009 -0700
Treat disabled CRTCs as "not covering" for scanline wait purposes
Now that swapbuffers does a scanline wait to avoid tearing, it's
important to take into account the CRTC status to avoid hangs. If we
do a scanline wait when the CRTC is off (due to DPMS for example) we'll
hang the GPU. So add some code to check the CRTC DPMS status to the
i830_covering_crtc function, returning NULL if none of the covering
CRTCs are actually active. KMS vs UMS logic is hidden in new i830*
functions, cleaning up both DRI2 & video paths a bit.
Fixes fdo bug #22383.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 6d025e679a99778496576af9a6a6fa8c043ae811
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Tue Jun 23 09:53:14 2009 -0700
Harden i830 render in case check_composite didn't throw out bad formats.
Fixes a warning in a static analysis program, and the code's a little
clearer.
Bug #21667
commit 1eec83a203c48822400742a1fb184b2cb52c62f7
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jun 23 15:05:03 2009 -0700
Add option to control swapbuffers behavior
Until we get triple buffering, we'll want this so users can avoid taking a
performance hit on apps that render slower than the refresh rate.
Fixes fdo bug #22234.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit bfeeac6de096256fca82244338bb45d53ee53cbc
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Jun 23 11:31:37 2009 +0800
i915 xvmc, fix fd.o bug #22103
commit 15af8ea6ab6998bbab9f4eeda227565c409da229
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jun 22 11:11:06 2009 -0700
Fix LFP data block fetch
Apparently the proper way to do this is to use the LFP data pointer block to figure out the LFP data block entry size, then use that plus the panel index to calculate an offset into the LFP data block array.
Fixes fdo bug #19450.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 534e73ad4f234a04755917f2bf17ba821c27eb52
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Thu Jun 18 09:46:32 2009 +0800
Don't change the blank/sync width when calculating scaled modes
Don't the change the blank/vsync width while doing LVDS scaled modes.
And use the border instead of border minus one.
At the same time, make sure the horizontal border and hsync are even for
the LVDS that works in dual-channel mode. So both horizontal border and hsync
start are also changed to be even, even for the LVDS in single-channel
mode.
https://bugs.freedesktop.org/show_bug.cgi?id=20951
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit b5cd2130f97591f4a387db1b98c940c30bc6404c
Author: ling.ma@intel.com <ling.ma@intel.com>
Date: Tue Jun 16 16:52:25 2009 +0800
TV: Set correct voltage level override values
We detect TV connect status by setting DAC voltage level override
values as 0.7 voltage for DAC_A/B/C. The corresponding 2-bits shold be 0x2,
In order correctly to set last bit as 0, at first we must clean it.
It fixed freedesktop.org bug #21204
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit a6cdcd9fee0164f79075063fd163d142a55fcbc5
Author: ling.ma@intel.com <ling.ma@intel.com>
Date: Tue Jun 16 16:47:52 2009 +0800
Set hot plug interrupt to detect HDMI output
We detect HDMI output connection status by writing to HOT Plug Interrupt
Detect Enable bit in PORT_HOTPLUG_EN. The behavior will generate an specified
interrupt, which is caught by audio driver, but during one detection driver
set all Detect Enable bits of HDMIB, HDMIC and HDMID, which generate wrong
interrupt signals for current output, according to the signals audio driver
misunderstand device status. The patch intends to handle corresponding output
precisely.
It fixed fredesktop bug #21371
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 6b93afc564a5e74b0eaaa46c95f557449951b3b9
Author: Bryce Harrington <bryce@bryceharrington.org>
Date: Wed May 27 03:40:52 2009 -0700
add pipe a force quirk for Dell mini
Add quirk to solve issue with black screen and hang occuring after closing the
lid with attached external monitor, on Dell Mini.
Fixes fdo bug #21960.
Signed-off-by: Bryce Harrington <bryce@bryceharrington.org>
commit eb09014ce10428bbcab04e155186382975545f0a
Author: Li Peng <peng.li@intel.com>
Date: Tue Jun 16 15:29:57 2009 -0700
don't wait for vblank on rotated displays
We may hang or wait for the wrong line if the display is rotated, so just skip
the wait in that case.
Fixes fdo bug #22196.
commit 6c56521bdc0443c0656271caaa795feb13bc1d6b
Author: Bryce Harrington <bryce@bryceharrington.org>
Date: Wed May 27 05:18:53 2009 -0700
pipe-a quirk for thinkpad x30
Fixes freeze when closing lid on ThinkPad X30.
Fixes FDO bug # 21976.
Signed-off-by: Bryce Harrington <bryce@bryceharrington.org>
commit 246cec965958e94babf5377e6f221522b05fb458
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Jun 10 11:17:28 2009 +0800
Fix EDID for LVDS output device to add the default modes
Fix the EDID for the LVDS output device to add the default modes.This is
similar to what we have done in UMS mode.
a. When there exists the EDID, either find the DS_RANGES block or replace
a DS_VENDOR block, smashing it into a DS_RANGES block with open refresh
to match all the defaults modes.
b. When there is no EDID, we will construct a bogus EDID and add a DS_RANGES
block with the open refresh to match all the default modes.
http://bugs.freedesktop.org/show_bug.cgi?id=20801
http://bugs.freedesktop.org/show_bug.cgi?id=21094
http://bugs.freedesktop.org/show_bug.cgi?id=21346
http://bugs.freedesktop.org/show_bug.cgi?id=21417
http://bugs.freedesktop.org/show_bug.cgi?id=21671
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 5d1dc7677004d445a7a781decd8c1ef9747c14fb
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Jun 10 11:17:27 2009 +0800
Get the LVDS panel limit and check whether the given modeline is valid
When the connector type is LVDS, it will traverse the mode list returned by
KMS kernel to get the LVDS panel limit. Then it will use the panel limit to
check whether the given modeline is valid. If the given modeline exceeds
the LVDS panel limit, it will be invalid.
http://bugs.freedesktop.org/show_bug.cgi?id=20801
http://bugs.freedesktop.org/show_bug.cgi?id=21094
http://bugs.freedesktop.org/show_bug.cgi?id=21346
http://bugs.freedesktop.org/show_bug.cgi?id=21417
http://bugs.freedesktop.org/show_bug.cgi?id=21671
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 115e28639fbf6a1eba636dafac02fadd83036c75
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Jun 10 11:17:26 2009 +0800
Add the private data for the LVDS connector
Add the private data when the connector type is LVDS.
We can use the private_data to store the LVDS panel limit.
For example: Hdisplay, Vdisplay.
http://bugs.freedesktop.org/show_bug.cgi?id=20801
http://bugs.freedesktop.org/show_bug.cgi?id=21094
http://bugs.freedesktop.org/show_bug.cgi?id=21346
http://bugs.freedesktop.org/show_bug.cgi?id=21417
http://bugs.freedesktop.org/show_bug.cgi?id=21671
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 3da549f5b350dd42516e5cb3576f7fefe012d95e
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Jun 10 11:37:03 2009 +0800
GFX: Initialize the SDVO device based on the valid slave address
When the slave address is found for the SDVO port, the SDVO device will
be initialzied.
When the slave address is not found for the SDVO port, it will return
the slave address by using the following flowchart:
a. If the SDVO device info is found for another SDVO port, it will return
the slave address that is not used. For example: if 0x70 is used, then 0x72
is returned.
b. If no SDVO device info is found for another SDVO port, it will return
0x70 for SDVOB and 0x72 for SDVOC.
http://bugs.freedesktop.org/show_bug.cgi?id=20429
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 51b87b9913ba164d4d5de79e558233915b37a0a5
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Jun 10 11:37:02 2009 +0800
parse general definition block to get the SDVO device info
The general definition block contains the child device tables, which include
the child device info. For example: device slave address, device dvo port,
device type.
We will get the info of SDVO device by parsing the general definition blocks.
Only when a valid slave address is found, it is regarded as the SDVO device.
And the info of DVO port and slave address is recorded.
http://bugs.freedesktop.org/show_bug.cgi?id=20429
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit 6ba148bbd78783f59eed3d898638c39b950dcd89
Author: Zhao Yakui <yakui.zhao@intel.com>
Date: Wed Jun 10 11:37:01 2009 +0800
Dynamically get the number of child device in general definition block
The size of general definition block varies on different platform/machines.
In such case the number of child device is also different.
And it will be better to get the number of child device in general definition
block dynamically.
The number of child device can be calculated by the following formula:
(block_size - block_header_size) /
sizeof( struct child_device_config)
http://bugs.freedesktop.org/show_bug.cgi?id=20429
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
commit cdbf84f20295c8a78624318aa6fdfff3f5c8ce27
Author: Keith Packard <keithp@keithp.com>
Date: Thu Jun 11 13:57:09 2009 -0700
intel_batch_init: test have_gem, not directRenderingType
Under KMS, directRenderingType will get set to DRI_NONE during driver
initialization. When the first batch buffer is allocated, as
directRenderingType is DRI_NONE, the GEM bufmgr would get trashed as
intel_batch_init called a fake-bufmgr specific function.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 6d062e9e9fc4ac92a5dc2941b4ed0251a1dc6e11
Author: Julien Cristau <jcristau@debian.org>
Date: Thu Jun 11 17:15:04 2009 +0200
Fix xvmc build
If we don't find xext.pc, disable xvmc instead of failing configure
Also add dependencies on xfixes and dri2proto (src/xvmc/dri2.h includes
<X11/extensions/Xfixes.h> and <X11/extensions/dri2tokens.h>).
commit 9d3c3b056c1d4da6ef7afd3f71a5994fad810632
Author: Carl Worth <cworth@cworth.org>
Date: Wed Jun 10 15:30:45 2009 -0700
Increment version to 2.7.99.901
This is the first release candidate for 2.8.0
commit e2622045155f5aa79bacbec8f81c1231194f3033
Author: Carl Worth <cworth@cworth.org>
Date: Wed Jun 10 15:30:09 2009 -0700
NEWS: Summarize new developments for 2.7.99.901
commit e5bfa2702a31566fa94fa75f7289d7cbe9825420
Author: Lukasz Kurylo <Lukasz.Kurylo@gmail.com>
Date: Wed Jun 10 07:55:31 2009 -0700
DRI2 copyregion: don't wait for scanlines that won't happen
In some configurations, it's possible to wait for a scanline outside of
a given CRTC range. Make sure that can't happen to fix multihead cases
with dead space.
Fixes fdo bug #22203.
Signed-off-by: Lukasz Kurylo <Lukasz.Kurylo@gmail.com>
commit cda5561716891484aa6f1c4a234be8d88f17f659
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jun 10 16:43:30 2009 +0800
add missing files for previous commit
commit 6d500be3cdecd7617dc6119b58ae273eea478af7
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jun 10 15:53:24 2009 +0800
enable MC on g45 for player without vld patch
commit 88da9b48737229b305da4423e9aa43a09ccdcfac
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Wed Jun 10 10:45:51 2009 +0800
Add new chipset register dumps
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 0d56ef94be0592aec9aa83e4a5e4ff13348640c2
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Fri Jun 5 12:59:07 2009 +0800
Disable composite on new chipset for now
This depends on updated intel-gen4asm be ready for new chip.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 440ccc44f51d3a5d6f46c28cfcc576cad155fbbc
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Fri Jun 5 12:56:04 2009 +0800
Add new register definitions
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 0d8a9e2c6f58115b9b8449de52e795699ed032af
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Fri Jun 5 12:51:51 2009 +0800
Update intel_gtt utility for new chipset GTT check
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit fb524caa3e2f1f516717669642bb4b2244f9e7e4
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Mon Jun 8 10:22:14 2009 +0800
Remove fixed MMIO size
Use pci resource size instead, which will get the correct MMIO range.
New chipset uses obviously larger MMIO range.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit 4f40b33ef4b069b18a6a18406da83a23ca6e1127
Author: Zhenyu Wang <zhenyuw@linux.intel.com>
Date: Fri Jun 5 11:57:57 2009 +0800
Add new chipsets PCI ids
Desktop and mobile version of new chipsets are added.
Also do memory config like Intel 4 series chipset.
Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
commit accdbd23676d812d2345f86d8e3ee62f108841ff
Author: Carl Worth <cworth@cworth.org>
Date: Fri May 29 15:34:20 2009 -0700
UXA: Rasterize trapezoids to system memory, not a pixmap
Since we're only doing software rasterization right now, anyway, it
makes more sense to just rasterize to system memory and then upload
to a pixmap once complete. This avoids expensive read-modify-write
cycles.
This results in a 2.4x speedup for a real-world test case that's
heavy on trapezoids, which is swfdec running on the following file:
http://michalevy.com/wp-content/uploads/Giant%20Steps%202007.swf
Many thanks to Chris Wilson for his cairo-traces repository and
cairo-perf-trace tool which makes it so easy to measure things
like this.
commit b5e32c9cf896a0b93d193d797a8e83b4aa4691fb
Author: Carl Worth <cworth@cworth.org>
Date: Fri May 1 13:51:39 2009 -0700
Rename i830_exa.c to i830_uxa.c
It was just confusing otherwise, (since the EXA code has all been
removed now).
commit ee539e58c3bf39766c560d625f6e4158d419e64e
Author: Kristian Høgsberg <krh@redhat.com>
Date: Mon Jun 8 21:14:14 2009 -0400
Fall back to fb pixmaps for backing glyph pictures
GEM pads pixmaps to 512 byte stride and backs them with a kernel side
buffer objects. We typically don't render out of glyph pictures, so
we're incurring a lot of overhead per glyph by allocating a GEM pixmap
per glyph. By looking at the usage hint, we can fall back to
fbCreatePixmap for pixmaps backing glyph pictures, which gives us
a nice tight malloced pixmap. The fast path for text rendering is
compositing from the glyph cache pixmap to the destination, which
shouldn't be significantly affected.
Quick bit of testing:
(firefox-20090601)
xlib-rgba-before 384512.49: 1.01x
xlib-rgba-after 389633.94: 1.00x
The difference being within the margin of error for the benchmark.
Signed-off-by: Eric Anholt <eric@anholt.net>
Tested-by: Chris Wilson <chris@chris-wilson.co.uk>
commit 4698b3bd79452ae2066a3d195cf58dd5e30c93f3
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Jun 5 10:43:50 2009 +0800
xvmc: don't include xf86dri.h
commit 4d9f3a21ab9b2737fe7a5a088c2da1b0c2be7f04
Merge: b8e360b 52054b6
Author: root <root@hdmi.sh.intel.com>
Date: Thu Jun 4 10:27:41 2009 +0800
Merge branch 'xvmc-vld'
commit b8e360bf2b77d28559d15a7c0f9c766848eb6ced
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 3 10:12:25 2009 +0000
Fix segfault in DRI2 vblank syncing if the region isn't onscreen.
Also, fix some weirdness in the checking for whether the target was the
screen.
commit 5901a67fc85ac80fabfa98b78202a388445275c3
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 3 10:00:50 2009 +0000
Fix some drawable abuse in i830_dri.c
We were casting pixmaps to drawables even if they weren't pixmaps. They did
happen to work out since we only used the drawable record out of them.
commit 5e48146777921b693c828af9566a77422cc4f85f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 3 09:57:10 2009 +0000
Replace some pixmap-related idioms with inline functions to do so.
commit ea0b00e675281b2914450992501566122f9affe0
Author: Ma Ling <ling.ma@intel.com>
Date: Mon Jun 1 17:13:53 2009 +0800
Provide mode line from VBT to xorg.
If sdvo get modes function can't find modes from EDID,
transmit sdvo lvds modes from VBT to xorg.
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 9e7ee50bea5f65003f1d70cc06d8c1ace1282548
Author: Ma Ling <ling.ma@intel.com>
Date: Mon Jun 1 17:13:22 2009 +0800
Fetch mode line from VBT, then keep it.
Parse SDVO LVDS option section, then according to panel type
fetch fixed mode line from SDVO LVDS DTDS section .
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 88f766be008008d76c150e3ac16f09d4ecbb6d53
Author: Ma Ling <ling.ma@intel.com>
Date: Fri May 15 15:22:11 2009 +0800
Wait doubled regis to be stable for load pipe detection
We have two approaches for VGA detections: hot plug detection for 945G onwards
and load pipe detection for Pre-945G. load pipe detection will get one free
pipe ,and set border color as red and blue, then check CRT status by
swf register. Because pipe registers in hires mode are double buffered,
once set force border bit in pipeconf register, we have to wait for
a vblank until it is effective, otherwise result is unstable.
It fixed freedesktop bug #20463
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 6a635be5ea2b2df9d6b9a8006325244394038474
Author: Ma Ling <ling.ma@intel.com>
Date: Fri May 15 14:01:18 2009 +0800
Set activation periods as 64 cdclk sync up with KMS
We use force CRT detect trigger bit(1 << 3) to detect VGA in hot plug mode,
which triggers a CRT hotplug/unplug detection cycle independent of the
interrupt enable bit(1 << 9), so keep bit 9.
And although spec says CRT_HOTPLUG_ACTIVATION_PERIOD_64(1 << 8) is only useful
for mobile platform, it is also required to detect vga on G4x platform correctly.
Tested the patch on G45/G43/Q45 platforms with no regressions
It fixed freedesktop.org bug #21120 and part of bug #21210.
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit ec2fde7c8250fdc30984f16c8a1d3587d70b0144
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jun 2 16:42:56 2009 +0100
Sync DRI2 CopyRegion to vertical retrace
Akin to the Xv code, wait for the scanline to be outside the range to be
copied by the DRI2 CopyRegion hook.
Fixes fdo bug #20664.
Reviewed-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 704771f1c595df481d244a6f074e9f5620d4a720
Author: Adam Jackson <ajax@redhat.com>
Date: Thu May 28 15:03:45 2009 -0400
Remove useless loader symbol lists.
commit 8e942b70cb9a784b3f1311affd6fc74c4bcf68bb
Author: Carl Worth <cworth@cworth.org>
Date: Thu May 21 13:12:52 2009 -0700
Revert "Rely on BO pixmaps being present in acceleration paths."
This reverts commit 4653a7db622ad54a3182d93c81331765d930db34.
Eric was getting a little too ambitious about our brave, new world.
We do still want the driver to work with old, non-GEM kernels
after all.
commit 1a039f4371bec455cad43f0fb7b329f2ee09a974
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 17:45:02 2009 -0700
Fold GEM detection into DRM master open.
We don't have anything to do with the DRM unless it's GEM-enabled, unless
we were to support GEM-but-not-DRI2, which doesn't seem useful.
Compilation fixes by Carl Worth <cworth@cworth.org>
commit a04a51c9bb6066454e0fda3c7897f97dab436358
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 17:29:36 2009 -0700
Open the DRM and keep the handle throughout server startup to finish.
This will let us configure the server from start to finish with the
most pertinent information available (KMS vs UMS, DRI2 vs non-DRI). Also,
we now close the DRI2 fd at terminate, which we didn't before.
This duplicates some code from DRI1 for getting a master FD like I'd done in
DRI2, but given that we weren't loading DRI1 ourselves, this is also a
bogosity cleanup, and avoids allocating the extra DRI1 private.
commit c3bf8b980134a2761701e4bc18235695a1cb07a4
Author: Eric Anholt <eric@anholt.net>
Date: Thu May 21 11:05:01 2009 -0700
Fix backwards logic on whether to sync to vblank or not.
Thanks to Michel Dänzer for catching it.
commit ad2128825ba28551cfef203da017151e2eac32ef
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed May 20 12:32:10 2009 -0400
Only return FALSE when dri_bo_map() fails
Small typo in the previous commit.
commit 09beee378cecd1079e7a9fa6eee8f084d680d37e
Author: Eric Anholt <eric@anholt.net>
Date: Mon May 18 18:01:05 2009 -0700
Don't do GTT maps on objects bigger than half the available aperture size.
The basic problem is that software fallbacks will do single instructions that
copy from one GTT-mapped BO into another GTT-mapped BO. If we can't get both
of them bound simultanously, we fault one in, retry the instruction, fault the
other in (kicking out #1), retry the instruction, fault #1 back in
(kicking out #2), etc.
Note that we'll still get into a nasty spot if you do a composite operation
with a mask where all 3 are big-but-less-than-half-available-aperture, where
you'll thrash. It at least means you'll make progress, though, since each
instruction will only be operating on two BOs at at time, and the situation
seems unlikely.
Bug #20152 (3/3)
commit 52054b6a4c1ca5117c9750361f71aedd91220c39
Author: Li Shao Hua <shaohua.li@intel.com>
Date: Tue May 19 16:27:32 2009 +0800
switch XvMC to gem
commit 34660fd2df5d61b77ed7041d32ac29053fc94f5a
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 15 23:21:05 2009 -0700
Only sync XV to vblank when drawing to the frontbuffer.
This fixes emitting syncs to random pipes with boxes bigger than that
pipe's vertical, leading to GPU hangs.
Bug #21738
commit b622860429e00d6ab4407980232659c283a8fe8d
Author: Xiang Hai hao <haihao.xiang@intel.com>
Date: Mon May 18 17:12:30 2009 +0800
DRI2 for XvMC
commit 50c10ededba15dd0c118f1b65756362061491090
Merge: 13c730e 87332a7
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon May 18 17:11:28 2009 +0800
Merge branch 'master' into xvmc-vld
commit 87332a7cc16af82aa47e07fbf90da3635b071dbf
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 11 13:52:00 2009 -0700
Use drm_intel_bo_disable_reuse API to flag scanout and cursor buffers
Buffers referenced by the kernel for scanout or cursor display should not be
reused by the driver. Use the new drm API to disable reuse of these buffers.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ebe05200df381c0e6ee636f0f83440bfedea9bcb
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri May 15 08:50:17 2009 -0700
Add --enable-debug flag to configure
Defaults to enabled.
commit 04772b6c09a88f0483c2a7efc48029967c77b9bc
Author: Keith Packard <keithp@keithp.com>
Date: Thu May 14 16:57:11 2009 -0700
If DRM can't figure out which pipe to sync on, then don't sync at all.
Syncing to the wrong pipe can wedge the hardware if the exclusion area is
larger than the vtotal
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 128c1c3b7d57b157604788f82bf9fd389839068f
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 29 14:43:56 2009 -0700
Use libdrm to lookup pipe for tear-free sync of XV
Previously, the code was trying to examine a driver_private field,
but those fields are only set by the userland-modesetting code so
would fail in the case of KMS. This fixes bug #21076:
[945GME] [KMS] XV_SYNC_TO_VBLANK does not prevent tearing of xv video
https://bugs.freedesktop.org/show_bug.cgi?id=21076
commit 2572fcc6196aff7a2f1095d211fd85d8668647ca
Author: Wu Fengguang <fengguang.wu@intel.com>
Date: Thu Apr 30 19:51:26 2009 +0800
README: kill an evil dot
To make copy and paste a more pleasure.
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit b9462516d18bc57be5f33f57adb6c3e8beede5ff
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 12 18:53:27 2009 -0700
Remove dead "avail" variable from XAA stuff.
commit 1c68bc376a9cb3c0a010c8e28f69a776755c8f64
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed May 13 13:19:53 2009 -0700
Add new have_gem flag
Prior to this patch, code that wanted to check whether GEM was present
would look at pI830->memory_manager. This turned out to be occasionally
problematic in the KMS case, since memory_manager didn't always get set
correctly. So add a new pI830->have_gem flag to make things clear in
the various code paths, and set it after GEM initializes or when KMS is
detected.
Reviewed-by: Eric Anholt <eric@anholt.net>
Tested-by: Magnus Kessler <Magnus.Kessler@gmx.net>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 52367847087206b92f18c40d356d36ab9ee89d39
Author: Keith Packard <keithp@keithp.com>
Date: Thu May 7 14:58:02 2009 -0700
Load i915 and fbcon when checking for KMS
Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit ff7494b4c4b1bd8bb6f169402a9edbe9780787bb
Author: Keith Packard <keithp@keithp.com>
Date: Thu May 7 14:58:01 2009 -0700
Add DP link and GMCH M and N registers
Signed-off-by: Eric Anholt <eric@anholt.net>
commit e54a23bff068416ccbdb75d538dc7dcd40a6c95c
Author: Keith Packard <keithp@keithp.com>
Date: Thu May 7 16:35:19 2009 -0700
Fallback when VT inactive
While the VT is inactive, pI830->batch_bo will be NULL, so use that as a
simple check for when to not use the accelerator. The alternative is to
ignore VT switch and just keep drawing, which would also be fine.
Bug #21468.
Signed-off-by: Keith Packard <keithp@keithp.com>
[anholt: Removed extra return FALSE -- I830FALLBACK does that.]
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 660bd745c21c56e330d844fe4c8eaae862a77483
Author: Wu Fengguang <fengguang.wu@intel.com>
Date: Thu Apr 30 18:42:18 2009 +0800
Remove the offset parameter from i830_allocator_init()
offset is redundant. i830_allocator_init() is only called
in one place with offset=0.
Acked-by: Magnus Kessler <Magnus.Kessler@gmx.net>
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit b1f5cc3349f6811ff4d8dc64cc291788d6726372
Author: Carl Worth <cworth@cworth.org>
Date: Tue May 12 11:45:03 2009 -0700
RELEASING: Better instructions for where to send announcements
The xorg-announce list doesn't need to hear about development
snapshots and release candidates. The intel-gfx list is good for
that.
commit f16ee218845ec48940ea457b921d34896d80a807
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Sun May 10 16:25:24 2009 -0700
Fix "Unkown" typo in two FatalError messages
Signed-off-by: Alan Coopersmith <alan.coopersmith@sun.com>
commit 8d27247829fe4f55691ce68f9f4b14810fb34b32
Author: Stijn van Drongelen <tinctorius@gmail.com>
Date: Tue May 5 16:37:06 2009 +0200
Fix typo in (unused) INTEL_BIOS_32 macro
Debian bug#527062 <http://bugs.debian.org/527062>
[jcristau: fix same typo in bios_reader.c]
Signed-off-by: Julien Cristau <jcristau@debian.org>
commit a8a771a853478e5f45f71d0eff3c4d55bf24d0ad
Author: Arkadiusz Miśkiewicz <arekm@maven.pl>
Date: Wed Apr 29 00:21:18 2009 +0200
Restore CFLAGS after tests.
Reverts single line of broken commit e5133a94dc78411eaef324131ea8056aeb81779e.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 8255cca2c9092f7ecb798944aa8f03fa3efcfa6c
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 18:34:43 2009 -0700
Split i915 textured video commands to fit into batch buffers.
i915 textured video commands are quite long, but must be contained in the
same batch buffer as the 3D setup commands. When the number of clip rects
for the video becomes too large for the associated commands to fit in the
same batch buffer, this change breaks the sequence into pieces, ensuring
that each batch contains the necessary setup sequence.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit e5e0fb846bda3e1757b89e50d5244d28457b9fe3
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 12:26:04 2009 -0700
Call down to lower CloseScreen before shutting down DRM allocator
Lower level functions will destroy objects that are managed by the DRM
allocator, so make sure those are done before the allocator shuts down.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit cfb98f3da936907945f48dad4c2345930f7beb60
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 12:23:32 2009 -0700
Revert "Leave allocator running until lower-level CloseScreens are done"
Uh, oops -- the FD used to talk to the kernel is closed before the
allocator_fini function is called now.
This reverts commit 1872869e6ffcc8e6cab820c508fe5404d7e8ff9c.
commit 11a853bd8e5d907fe7f5bd907453bcdac9032861
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 11:51:13 2009 -0700
Hold reference to video binding table until all rects are painted.
The optimization of unreferencing the binding table when the relocation is
posted causes the object to be dereferenced for each box in the clip list,
causing general chaos in the buffer manager. It's easier to just hold a
reference to the object until all of the boxes are painted and then drop it.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ed492131c13715b73c14d328d0668120acb58b40
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 11:50:17 2009 -0700
3D_STATE_VERTEX_BUFFERS takes four 32-bit values, not three.
The spec says this command takes an extra (mbz) 32-bit value, so let's
provide it with one.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 66d1536a2ecc7a3d44da4c0dbe6c85aaa4e05791
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 11:48:51 2009 -0700
Don't bother to enable VF statistics during 965 video playback
This was used while bringing up the driver to debug vertext fetches.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 1872869e6ffcc8e6cab820c508fe5404d7e8ff9c
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 11:46:51 2009 -0700
Leave allocator running until lower-level CloseScreens are done
The lower level close screen functions will free allocated objects, causing
a crash if the allocator isn't still available.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 1142353b487c155a31011923fbd08ec67e60f505
Author: Keith Packard <keithp@keithp.com>
Date: Fri May 1 11:44:13 2009 -0700
intel_batch_start_atomic: fix size passed to intel_batch_require_space (*4)
intel_batch_start_atomic takes an argument in 32-bit units, and so it must
multiply that by 4 before passing it to intel_batch_require_space, which
takes an argument in bytes.
We should figure out what units we want to use and use the same everywhere...
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 8232177a005127a0001af4b14c3beb766958ef11
Author: Keith Packard <keithp@keithp.com>
Date: Thu Apr 30 15:30:05 2009 -0700
Allow cursors to roam past 2048x2048 limit.
There's no reason to clip cursor positions to an artificial limit; the
hardware cursor limits always mirror the hardware display limits.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 417f3784b7fae8de3559c7607a2de60661a6a448
Author: Carl Worth <cworth@cworth.org>
Date: Tue Apr 28 20:42:22 2009 -0700
Add doltlibtool to DISTCLEANFILES
Otherwise make distcheck fails.
commit bc9a688476f02233450eb05dfb40acbf337d679b
Author: Carl Worth <cworth@cworth.org>
Date: Tue Apr 28 20:37:13 2009 -0700
NEWS: Add notes for 2.7.99.1 snapshot
commit a90cab43209bba52d35b953f3d686a19c154fc43
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Apr 28 13:12:55 2009 -0400
Remove a handful of pointless comments
CVS keywords, comments about how the source was once reformatted,
and the ad-hoc changelog comment in in i830_driver.c
commit c231b41f3f3eb3ba9c8436d5fd93a30704ed437c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 21 15:55:01 2009 -0700
Remove checks for xf86RotateFreeShadow, introduced in server 1.4.
commit e5133a94dc78411eaef324131ea8056aeb81779e
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 21 15:49:01 2009 -0700
unifdef LIBPCIACCESS and XSERVER_LIBPCIACCESS.
Depending on new server means these are always present.
commit 4653a7db622ad54a3182d93c81331765d930db34
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 22:05:54 2009 -0700
Rely on BO pixmaps being present in acceleration paths.
commit 1784efc1f0c74edda8c78fb1b0cdd989f0a088ad
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 18:25:59 2009 -0700
Remove XF86DRM_MODE.
We now depend on server 1.6 and current libdrm, so no need to ifdef it.
commit d82ea4372fb74654eb0f37d996977003473846ed
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 13:20:03 2009 -0700
Replace I830Sync's irq emit/wait code with bufmgr use.
This pre-GEM code was all sorts of broken -- see intel_bufmgr_fake.c for
the hoops that must be jumped to use that kernel interface successfully.
Yet we continued to use it even with KMS/DRI2/UXA, which may account for
some hangs.
commit 612c1f1f1859ce0cef41049d79cc473657d48612
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 16:16:48 2009 -0700
Remove I830_XV ifdef.
The developers of the driver don't ever run or test without XV. Don't do it.
commit af6892f2b873dd508994d8bbf3d67e719b535e35
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 16:07:05 2009 -0700
Replace i830WaitSync with just I830Sync(), as nearly all callers had it wrong.
People were trying to BEGIN_BATCH()/ADVANCE_BATCH() then i830WaitSync on the
results, which wouldn't necessarily wait and lead to various painful bugs,
since only EXA called MarkSync and only for certain rendering operations.
commit 393abc15b76804580bfee0760ddbd1fb77e66c02
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 15:58:35 2009 -0700
Now that video destination pixmaps are always in BOs, no more MarkSync.
commit dc71573292c215f49716f4dc1ebc416c6b172995
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 17 15:13:34 2009 -0700
Remove can_resize, which is now always true (except when a bug interfered)
commit 96df22740b2cdc4f82a4a36c0f77663105d9337e
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 17 15:11:12 2009 -0700
unifdef I830_USE_UXA.
We only have on acceleration architecture now, and you can always build it
if you're building the driver.
commit fa81ae1637bfd7b73b43355b78c88a9b84c0393c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 17 14:01:47 2009 -0700
Remove EXA support.
UXA has completely replaced EXA at this point. UXA is the same rendering
core as EXA, but relying on kernel memory management or a fake bufmgr instead
of trying to manage memory in the X Server.
commit 1b10745a2528622a32271f64c35fcdb7b7154d11
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jan 23 08:39:59 2009 -0800
Remove XAA support.
While EXA/UXA aren't completely good replacements (see bugzilla for
performance and stability problems), we are pretty sure at this point that
it's the right way to go and that having multiple acceleration architectures
is getting in the way of producing a stable codebase.
commit 30c226eeb35f034c3ddb881e77454051dc210298
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 22 17:54:49 2009 -0800
Remove DRI1 support.
This was blocked on wide distribution of X Server 1.6 (now in the current or
next version of major distributions) and solutions for a couple of significant
architectural problems (vblank sync and frontbuffer rendering, which we now
have code or good plans for).
This includes disabling XVMC which is DRI1-only currently.
commit 47591334a183881704a121ae06ebc2fadebe6f73
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 17 13:54:47 2009 -0700
Remove pre-server-1.5 support.
commit 3187c7698b93f1d0e07798e9c42ca2877d55e055
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 14:50:54 2009 -0700
Fix assert at startup with DRI initialiation failure.
In this path, we'd make it to allocator_init -> init_bufmgr without
GEM and without FbBase being initialized, leading to assertion failure
to catch this mistake.
Comedy ensued when trying to move just the MapMem up, leading to the rest
of the commit. Some day (like tomorrow after I rebase intel-cleanup) I'll
clean this path up.
Tested with 2 X Servers on 2.6.28 (one gets DRI2, one fails successfully),
2 UMS X Servers on 2.6.30rc2 (each gets DRI2), and 2 KMS X Servers on
2.6.30rc2 (success all around).
commit fbaf13c93511547c563129527797fbef8628652e
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 16:05:50 2009 -0700
Don't clear the framebuffer if it isn't currently bound.
This segfault can be triggered in non-KMS memory init before the EnterVT,
and will happen anyway at EnterVT time.
commit ab878118b9fb46c437a02f824d29f4a206e7fd80
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 16:00:05 2009 -0700
Don't initialize DRI2 if the fd we get is not master-capable.
commit 385ac2197b64574f30620a203e675d8da0e1472f
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 15:28:21 2009 -0700
Fix drmSetMaster/DropMaster error messages.
commit 5b05a589efb23b2fc09b06e4271174d922b1ab02
Author: Pierre Willenbrock <pierre@pirsoft.de>
Date: Sat Apr 25 22:58:20 2009 +0200
format == 0 means "use default" in I830DRI2CreateBuffer
Reviewed-by: Ian Romanick <idr@freedesktop.org>
commit e55d943126cdd3eac7dfec5f40e794f89dbf038b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 27 11:18:07 2009 -0700
Don't try to do anything for I830Sync when VT switched.
Fixes a crash with fake bufmgr and UXA.
commit 9748aa5594a8357754c06dd82108b131260b1a71
Author: Shuang He <shuang.he@intel.com>
Date: Sat Apr 18 11:48:08 2009 +0800
Free front buffer bo when X exit
It's needed when KMS or DRI2 is enabled, or there will be memory leak.
Also fixes a segfault at startup with fake bufmgr.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit b8ca146b060e6f76bf048f1f6cf6ee89d38d015e
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Fri Apr 24 16:03:27 2009 -0700
Fix UXA to build with Sun compilers (use __func__ instead of __FUNCTION__)
Signed-off-by: Alan Coopersmith <alan.coopersmith@sun.com>
commit 5d6f4f6eb7a4dcbe1ce5a134d882e56f958ed2ba
Author: Ian Romanick <ian.d.romanick@intel.com>
Date: Fri Apr 24 12:28:13 2009 -0700
DRI2: If the SDK supports it, use the DRI2GetBuffersWithFormat interfaces
If DRI2INFOREC_VERSION is defined in the server's dri2.h and has a
value greater than 1, compile to use the CreateBuffer and
DestroyBuffer interfaces. The format parameter parameter to
CreateBuffer is assumed to be the bits-per-pixel of the buffer.
Signed-off-by: Ian Romanick <ian.d.romanick@intel.com>
Reviewed-by: Kristian Høgsberg <krh@redhat.com>
commit 106e4b44c5af6552cbd079c4ec34def9dcfb168a
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Apr 24 10:55:09 2009 +0800
SDVO: switch bus once for i2c transfer
Before sdvo try to get edid by i2c bus, it must do switch control bus to ddc active state from sdvo only state.
However if current state has been ddc active state, redundant switch operation in our driver will cause error-
"Unable to write to SDVOCTRL_E for SDVOB Slave 0x70". The patch will do switch control bus only one time during
whole edid transmission.
It has fixed bug #19937
Signed-off-by: Zhenyu Wang <zhenyu.z.wang@intel.com>
Tested-by: Ma Ling <ling.ma@intel.com>
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 8f64837e56b2de0fb8a9100d1a844fd3f18d751c
Author: Shaohua Li <shaohua.li@intel.com>
Date: Mon Feb 23 15:19:25 2009 +0800
Disable FBC on IGD for UMS
It appears the new chip doesn't support FBC currently.
Signed-off-by: Shaohua Li<shaohua.li@intel.com>
Signed-off-by: Zhenyu Wang <zhenyu.z.wang@intel.com>
commit 7b01aa5cc41620da5bb48f391ff98d9e82572e52
Author: Eric Anholt <eric@anholt.net>
Date: Wed Apr 22 09:03:21 2009 -0700
Revert "fix overflow warning on videoRam"
This reverts commit 08ebde4715b87867184d42b60762cd774e151f5c, which was
apparently untested and broke KMS.
commit ceb3a2eaf9090d67e4dfcbed188125108ceab78d
Author: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Date: Tue Apr 21 18:58:23 2009 -0700
Remember allocated offscreenImages memory for freeing it in CloseScreen()
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
[anholt: renamed the member to match the variable name]
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 701c6bef14b5d464847cc42c5ccb66fdeb157f1a
Author: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Date: Tue Apr 21 18:53:07 2009 -0700
free allocated name inside sdvo_destroy
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit fe71217ca86eb7ae8081bf3e26d30f2002d27691
Author: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Date: Tue Apr 21 18:51:02 2009 -0700
Unreference allocated bos in i965 render error paths
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit b8b6ca830b1fd6956c76a5417462ca55174cb881
Author: Zdenek Kabelac <zdenek.kabelac@gmail.com>
Date: Tue Apr 21 18:47:03 2009 -0700
Fix leak of some 965 render state on VT switch.
Signed-off-by: Zdenek Kabelac <zkabelac@redhat.com>
[anholt: fixed up unneeded != NULL checks]
Signed-off-by: Eric Anholt <eric@anholt.net>
commit d7ca870e1ce251d42e3689a8e1e7d080ab1325fb
Author: Albert Damen <albrt@gmx.net>
Date: Sun Apr 5 16:36:35 2009 +0200
Fix crash with XV with large virtual display
If a virtual display with width > 2048 is used, the first time
an XV buffer is needed will result in a BadAlloc error message,
but the next time X would crash.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 04ed92e3db8d9fcf2a1089ed433ab67bf0969655
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 21 15:17:31 2009 -0700
Remove dead xoffset/yoffset from pre-randr.
commit ab2c988767aec854d3c1702bee1e5a06bd00870c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 21 14:53:45 2009 -0700
Remove dead monitor detect debugger.
watch xrandr works fine.
commit 928a37041defcca6f57f9452ba62e67524cb4510
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 15:46:11 2009 -0700
Replace a bunch of #ifdef debug flushing/syncing with a single function.
This removes it from a callsite where it would have just resulted in a
fatalerror.
commit 1fc93ee184ceefaea9528bb46ae82884c44d9b36
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 14:42:31 2009 -0700
Staticize a bunch of functions and variables in the driver.
This cleans up findstatic.pl output for the i830+ code, which resulted in
removing some code. The only odd part of this commit is the
if (0) i830_sdvo_dump() in i830_sdvo.c -- it tells the compiler that the code
is used, without using it since we want the code around while debugging.
It's also in a likely place to ask for the dump, so I think it's OK.
commit b2d7928f195f6439ecd140e6280b958b8a1f534b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 14:48:59 2009 -0700
Use a static inline to replace if (0) to an unused stub function.
commit 093f51646b2f2301c907e14d0ad4b1f80ff60a16
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 14:36:52 2009 -0700
Remove unused i830_output_type_names
commit c774ef282bfb0c594479bbab3527fe5fda2a8559
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 20 14:29:17 2009 -0700
Remove dead mono cursor load code.
commit 75c531b9652b3919ddbf51f8eec804e6bdbb2331
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 17 14:03:39 2009 -0700
Rename EXA rendering functions to UXA, since we're keeping them post-EXA.
commit 40dbba5cf710a6e392afca73965aa48fa3953d1f
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 17 15:15:27 2009 -0700
Remove some dead i830.h struct members.
commit 84f69081abaeef8b05cafb64d3102eb2abdf9a8e
Author: Julien Cristau <jcristau@debian.org>
Date: Thu Apr 16 14:27:15 2009 +0200
Require xserver 1.3
I don't think anyone tests this against an old server anymore.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 08ebde4715b87867184d42b60762cd774e151f5c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Apr 20 09:43:09 2009 +0800
fix overflow warning on videoRam
Note that pScrn->videoRam is an 'int'.
i830_driver.c: In function ‘I830ScreenInit’:
i830_driver.c:3019: warning: overflow in implicit constant conversion
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
commit 5a07ab502fe1e58e7e37fe554fb42d8d2c8c53ec
Author: Ian Romanick <ian.d.romanick@intel.com>
Date: Fri Apr 17 20:59:04 2009 -0700
DRI2: Respect the src and dst parameters of CopyRegion.
Signed-off-by: Ian Romanick <ian.d.romanick@intel.com>
commit 2e3b95ed0197971e81ab7509245c899e96859d5b
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 18:54:19 2009 -0700
Increment version to 2.7.99.1
This is the number we want for any development snapshots along
what will eventually become 2.8.0. (Once we get to 'release
candidates' we'll bump this up to 2.7.99.901.)
commit c9e174b31ae3b9a138ae696d563420a841062f57
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 18:52:38 2009 -0700
RELEASING: Note that --with-xserver-source is needed for make distcheck
I was always forgetting this without this reminder.
commit 73c3be1aa033e8c5c7ee777eb2fd43c19668fa86
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 18:18:14 2009 -0700
README: Fix typos in chipset list, and point to how_to_report_bug web page
Thanks to Gordon Jin for these suggestions.
commit c51dddb724a79a75491369a4c3e8b7b26231e7ac
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 18:07:17 2009 -0700
AUTHORS: Add Robert Lowery to the authors file
Rob got missed from my first scan since one commit lists his name as
just 'Rob' and 3 commits don't attribute him as author:
83d304c61ad5fdc58b0a9309dbd1e5a3f6cd9b01
7552d80e367fe38bbc594fe94abd649917fe54d5
6eecef4fed8a21dfdabef42eb69fd150b96167b2
commit 4b5edde5da4b3e955eb2d77004de81e47bec7f69
Author: Robert Lowery <rlowery@exemail.com.au>
Date: Wed Apr 15 18:03:31 2009 -0700
Fix typo in comment
Thanks to Robert Lowery for the sharp eyes on this one.
commit 3fd5a1ecd1d5140ae07ccc279298bcadd515e97f
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 16:44:11 2009 -0700
RELEASING: Update instructions to reflect some minor process improvements
We've added a NEWS file now, so that needs to be updated for each release.
We're also now using tag names of just <version> rather than
xf86-video-intel-<version>.
commit e1cace16a6130dcdd93965d2329a349d49200fa6
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 16:33:12 2009 -0700
NEWS: Add note about broken PAT code in some kernels
Hoping to cut off some false bug reports here.
commit 9ffd1951d1f2fd2f53273d04ea29de050f07af55
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 16:14:44 2009 -0700
Add AUTHORS and NEWS to EXTRA_DIST
These new files don't do us much good if we don't distribute them in
our releases.
commit e4cd9de2933ada3e2a4b43552729ae3a370128bf
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 16:14:03 2009 -0700
Add a NEWS files with release-notes for 2.7.0
It will be nice to have release-notes under revision control, as well
being able to document issues in an obviously time-sensitive file,
(as opposed to README where we were documenting some of this previously).
commit 506c810f8f3db89048dda9777902f142ffeb86aa
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 16:10:52 2009 -0700
Clarify that the default acceleration is UXA if KMS is available.
Stale documentation considered harmful of course.
commit b9716b836cb2b4569c90b81f344932ac668dc5bf
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 15:39:06 2009 -0700
Add a new AUTHORS file
This is a sorted list of everyone with more than 2 commits in the git
revision history. We also list some historical authors mentioned in the
man page, (with code presumably pre-dating the beginning of revision
history).
commit 8deb3a3709a9aaa549be404566715a01246354d9
Author: Carl Worth <cworth@cworth.org>
Date: Wed Apr 15 15:38:11 2009 -0700
README: Remove almost all time-sensitive information
This was all very stale, and is better convered in intel.man. We replace
this with a list of pointers to where to get current information, (man
page, web site, and mailing list).
commit 9b615a52671aacf34666f90ecfff98651ce6afe2
Author: Li Peng <peng.li@intel.com>
Date: Fri Apr 10 14:39:35 2009 +0800
Turn on front buffer tiling in KMS.
This code disabled front buffer tiling in KMS. Turn it on since kernel
handles all tiling now, this improves performance of x11perf -aa10text
from 97k to 286k on my 945GME.
Should help with #20761, if not totally fix it.
Acked-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Li Peng <peng.li@intel.com>
commit 053432991c812146f6e7c6f13c6ace55385c825f
Author: Ma Ling <ling.ma@intel.com>
Date: Mon Apr 13 14:27:35 2009 +0800
update manpage for BROADCAST_RGB property
commit 62ba7211fe9b6aada125ebfe34cf7161e817ad6b
Author: Ma Ling <ling.ma@intel.com>
Date: Mon Apr 13 14:24:57 2009 +0800
set broadcast RGB mode for integrated HDMI output.
commit 69388953ce889080d5f014123d89bf3eb45f3d8d
Author: Ma Ling <ling.ma@intel.com>
Date: Mon Apr 13 14:23:06 2009 +0800
set broadcast RGB mode for HDMI and TMDS from SDVOX output
Almost all digital TVs accept broadcast RGB values from 16 to 235 for each channel,
otherwise for those uncompensated videos, when RGB values are set from 0 to 255,
they will shows black and whiter clamping, which seriously degrades picture quality.
The patch will enable the broadcast RGB mode for hdtv according to user's setting.
It fixed bug #14486
commit 6d345c49f693cc5cffaa00b94559d2afcb3a0864
Author: Carl Worth <cworth@cworth.org>
Date: Fri Apr 10 14:07:14 2009 -0700
Add a RELEASING file documenting the release process
Thanks to Jesse Barnes for the original recipe.
commit 7e516b6d24d8c0c6549a9a60fcf487e3a1615020
Author: Jesse Barnes <jbarnes@jbarnes-acer.(none)>
Date: Wed Apr 8 16:38:08 2009 -0700
Silence warning in i830_dmi_store_field
Just add a dummy ret variable to shut up gcc.
commit 620e97bbd6a811ad69b8ac94df1fe2c9edf65549
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Apr 8 15:49:00 2009 -0700
Don't enable kernel execbuf fencing w/EXA
If we enable kernel execbuf fence register management, it's best if the
kernel manages all fence registers. This works fine if the accel
method is managing pixmaps or doesn't use offscreen pixmaps. However
with EXA, pixmap accesses are done relative to the framebuffer BAR
mapping (pI830->FbBase) and the Screen pixmap address. So if we try to
set the screen pixmap to point at a GTT mapped (and therefore properly
fenced) address, later calls to intel_get_pixmap_offset() will call
into EXA, which will use the pseudo-random pixmap addr and the EXA
offscreen base addr (which is really just FbBase) to calculate the
offset. This will fail. So disable kernel fence reg management in the
EXA case (this is easier than adding proper EXA pixmap management to
xf86-video-intel, and makes more sense since we'll be removing EXA soon
anyway).
Fixes FDO #21027.
Also happens to fix FDO #21029 (as tested by Carl Worth <cworth@cworth.org).
commit 0a0731c11d10392cdc55ecc04e4e3575c8b3fe57
Author: Shuang He <shuang.he@intel.com>
Date: Tue Apr 7 12:31:07 2009 -0700
Fix value for MI_WAIT_FOR_PIPEA_SCAN_LINE_WINDOW
Since the change to scan-line based video sync, (rather than vblank-
based), we've only been getting tear-free video on one of the two
pipes. This fixes that bug by using the correct constant for waiting
on PIPEA.
commit 940c2aad4d174b6609bdc49f8c99a4bc37926516
Author: Carl Worth <cworth@cworth.org>
Date: Mon Apr 6 14:36:33 2009 -0700
Don't clip video to CRTC in the case of textured video
Since we're not limited by a single overlay plane on a single pipe,
we want to not clip at all, (so that the correct video appears on
both pipes).
This fixes bug #20980 which shows a video spanning two pipes
being rendered incorrectly.
commit 63b4b5efac936c674dedad8125a8dbac4f000908
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Apr 7 10:53:08 2009 +0800
quirk LVDS on ibase MB890 855GM board
fix bug #19529
commit 5d9d9a2e466474a0508a15b294a91507ccb3ccc1
Author: Carl Worth <cworth@cworth.org>
Date: Mon Apr 6 14:02:08 2009 -0700
Fix new video sync-to-blank code for multi-head
We need to account for a non-zero Y offset for the CRTC. Without
this, we don't sync to the correct region, so tearing becomes
visible again.
commit 3d4ee3cac1d63dfdf7b54c8ba577f3b77637499f
Author: Carl Worth <cworth@cworth.org>
Date: Mon Apr 6 11:31:20 2009 -0700
Remove support for 'auto'(-1) value of XV_SYNC_TO_VBLANK
We previously had a heurstic here where we would only sync to vblank
for windows that covered more than 25% of the screen. We don't need
this anymore since the new approach to sync, (WAIT_FOR_SCANLINE_WINDOW),
is not excessively costly for small windows.
commit bc3312fd7c03d09a231dfebfe390fe668ad15d1e
Author: Carl Worth <cworth@cworth.org>
Date: Mon Apr 6 11:16:40 2009 -0700
Use WAIT_FOR_SCAN_LINE instead of WAIT_FOR_VBLANK
Either way, the goal is tear-free video playing. But waiting for
a scan-line window not only has the advantage of being cheaper
for small windows, but also avoids hanging the GPU in the case
of the pipe getting turned off, (by screensaver, for example),
while a batch is waiting for a VBLANK that will never occur.
This fixes that GPU hang.
commit 6cd914ef315036ce8e91c7b6492994353e8ed2d8
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Apr 3 11:15:18 2009 -0700
Fix offset in begin_gtt_access case
Don't use bo->virtual in the begin_gtt_access case, use the framebuffer
mapping and bo offset instead.
Reviewed-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 13c730e003e805e19deee0996b2af30f69e54c4d
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Apr 1 15:12:55 2009 +0800
fix
1.multiple instance
2.memory leak
commit fad714c40078d22fff82dc0692a344f66ddf9680
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Apr 1 10:11:35 2009 +0800
SDVO: fix output flag dumping for unknown type
Found by Hugo Jacques <hugo.jacques@verint.com>
commit 00de1757dd5776962bdd4c8968181878c2ebf4c9
Author: Hugo Jacques <hugo.jacques@verint.com>
Date: Wed Apr 1 10:10:05 2009 +0800
SDVO: add composite TV out support
commit 087f72e1f5d7d11b8795ba80a842874f5a9bb01d
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Mar 31 07:50:10 2009 -0700
Match GTT unmap with map in KMS rotation case
Missed this when the GTT unmap call was added. If we don't do this we
trigger an assertion in libdrm, since the buffer has never been mapped
normally.
Fixes bug #20943.
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 4f046af760b92c07f59664359453933fb5358e3d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 31 13:49:44 2009 +0800
Disable LVDS detect methods
Both methods ACPI lid and SWF bit have issues in LVDS detect from
wider testing. Fallback to origin code.
commit e964d4e53af3a47de6d09c884be1cc0044d03bea
Author: Albert Damen <albrt@gmx.net>
Date: Mon Mar 30 11:38:02 2009 -0700
Non-GEM allocations incorrectly force TILE_NONE (bug 20797)
With -intel 2.6.3 performance was very bad when using a non gem enabled kernel
(2.6.27) and EXA. For example sauerbraten ran with 4 fps and screensaver GLBlur
with 1 fps. With -intel 2.6.1 performance was good using the same kernel.
Git bisecting led me to commit f1ed73c1ef3e3daa9f695194dcc813167cbcb53d (in 2.6
branch) "Make i830_allocate_memory take tiling parameters" as first bad commit.
Using gdb I found tiling was set exactly the same in 2.6.3 as in 2.6.1, so that
was good (TILE_XMAJOR for front, back and depth buffers).
Looking further I found the line mem->tiling = TILE_NONE; (line 961 in
src/i830_memory.c) at the end of i830_allocate_memory suspicious, as
mem->tiling now already gets set via i830_allocate_aperture and some buffers do
have tiling. Removing that line indeed fixed the performance issue. Now
sauerbraten runs with 30+ fps and GLBlur runs smoothly.
commit 51cf8a453c2bc2e8604bfc41a649e971c1ba5026
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 30 11:27:56 2009 -0700
Require libdrm 2.4.6 for GTT unmap support
Need the new functions available.
commit 8dabcc40747bfd478f296728741240241698f165
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Mar 30 09:53:40 2009 -0700
Tiling fixes, third set
Hopefully this concludes the fixes necessary to deal with the various
combinations of kernel and user level tiling. We have several cases to
handle:
1) KMS (kernel handles all tiling)
2) UMS w/memory management + kexec fencing (kernel handles all tiling)
3) UMS w/memory mangement but no kexec fencing (userland handles tiling)
4) UMS w/o memory management (userland handles tiling)
For cases (1) & (2) we can use GTT mapping, which will give us good
performance and take care of allocating fence registers as needed. It's
important *not* to have userland set up fence regs in this case, since
the kernel will be using all of them.
For case (3), we use the begin/end GTT map functions provided by libdrm,
in combination with pinning and fence register setup in i830_memory.c to
deal with tiled surfaces. This also gives us good performance and
correctness.
For case (4) we use the old style virtual mapping + offset for dealing
with surfaces; note that UXA doesn't seem to work in this configuration
regardless of these fixes.
Fixes bug #20803.
Reviewed-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
commit 375b2e40fcb17e94538a75392950e2533c1bb031
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Mar 25 11:13:52 2009 +0800
Disable LVDS config parsing from VBT for now
As wider tests showed that this doesn't work for all VBIOS, so
disable it for now and reenable it after we get reliable method.
commit defa6971c6b639ab72d9d4c85c4607d5f852b2b0
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Mar 26 15:24:29 2009 +0800
enable UV half pixel
commit 69c84f2c8204771b68f40ed64e64657237b54546
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 26 13:52:05 2009 +0800
gitignore intel_lid
commit fe96e517699e37cc990a14dfb48b9611a02254ed
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 26 10:54:02 2009 +0800
xvmc: add missed vld g4i sources in Makefile and fix distcheck
Don't miss the vld shader programs for dist.
commit 91886f82a1155ca24eb895f77678ea1edfccf9fe
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 26 10:51:05 2009 +0800
xvmc: move 965 mc media programs to shader/mc directory
Also include some missed g4i files in Makefile.am, fix shader build.
commit ebcb64fdc8a45105f529d5e15c335514ecaf1a05
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Mar 25 16:11:33 2009 +0800
XvMC VLD extension support for G4X
commit e6af995b24767815ab30364385768867e80605c2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Mar 23 19:19:58 2009 +0800
KMS: hook up output properties for randr
This gets output properties from kernel, then hook them up
for randr. So we can control output properties through randr
like in UMS.
Signed-off-by: Zhenyu Wang <zhenyu.z.wang@intel.com>
commit b5b377806422c9538fa9f846819ad253c1a50846
Author: Ma, Ling <ling.ma@intel.com>
Date: Wed Mar 25 14:39:46 2009 +0800
disable center mode for 965GM and G4X platform
When disabling VGA mode, usually we don't need to touch VGA center mode.
However because of hardware reason, for Cresline, Cantiga & Eaglelake platform,
we have to disable center mode as well. The patch fixed bug- TV Out strobing regression,
reported by Robert Lowery in intel-gfx@lists.freedesktop.org mailing list.
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 74d0713e002a9781ed00fdd10eb6f75907ae796c
Author: Kalev Lember <kalev@smartlink.ee>
Date: Fri Mar 20 02:21:41 2009 +0200
Fix VT switch with XV overlay video enabled.
drm_intel_bo_unpin() was called with NULL argument.
Signed-off-by: Kalev Lember <kalev@smartlink.ee>
commit b345b4e6adf00f8b2626e5c2563fc159e2295cc5
Author: Rémi Cardona <remi@gentoo.org>
Date: Fri Nov 14 13:55:52 2008 +0100
clean up man page generation and remove all traces of the i810 driver
The i810 compatibility symlink has been broken since libpciaccess, so just
let it die.
commit 48b91e066878db63a1558e4cd3e6d12ff9c49197
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Mar 20 12:33:22 2009 -0700
Don't manage fences part two
Don't try to clear fences that were never installed. Missed this bit in
the last fix for #20265.
commit 28319d60aa2d793c209043c1ce2d38b14c66a4be
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Mar 20 13:14:15 2009 +0800
Add a lid status test program "intel_lid"
commit 636d252f3b1eac687f7b11952e949c383cb86ed4
Author: Jesse Barnes <jbarnes@nietzche.localdomain>
Date: Thu Mar 19 13:25:29 2009 -0700
Don't install fences if the kernel is managing them
If execbuffer is setting up fences, it also means that the kernel is
managing them at pin time, so installing one in the 2D driver in that
case is an error. The fence should stick around as long as the buffer
is pinned (the kernel won't steal these), though it will be freed at
leavevt and re-allocated at entervt.
On 965+ chips, the pin ioctl will *not* install a fence reg, but that's
also ok because all 965+ operations include tiling bits, and sw
fallbacks will be protected by prepare/finish access hooks, which will
either access the backing store or use the GTT, which will ensure proper
fencing at fault time.
Fixes #20265.
Acked-by: Eric Anholt <eric@anholt.net>
commit d92e6158c86d7da873913461ef7e828bd411d8c4
Author: Carl Worth <cworth@cworth.org>
Date: Thu Mar 19 10:06:03 2009 -0700
Revert the rest of the EXA_VERSION_MAJOR bump
This was mistakenly added in the unrelated change in revision
fe08b81d0f5d6f96e0124e6286bd24aba6e140ad
and wasn't completely reverted in the later revision
78a60e1b66fe2e8449702dd43d9b062d279af8f1
commit 85e6b528582c2397ee9eb2132cd0d05ce12eb43d
Author: Ma Ling <ling.ma@intel.com>
Date: Thu Mar 19 09:10:19 2009 -0700
Set SSC frequency for 8xx chips correctly
All 8xx class chips have the 66/48 split, not just 855.
Fixes #18358.
commit bedc894a565ce3c7a50990e3f78953fc2432ad40
Author: Jesse Barnes <jbarnes@nietzche.localdomain>
Date: Wed Mar 18 20:19:44 2009 -0700
Re-enable disabled outputs after rotation
The server may have made a DPMS call before doing rotation, so after we
do the mode set with the rotated framebuffer, we need to re-enable the
corresponding output(s).
Fixes bug #20573.
commit 6deb26ae7bd796e88a5dd90df5f6c35fbc44e798
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Mar 18 09:36:58 2009 -0700
Create known output configuration at EnterVT time
Since we added the pipe A force quirk (leaving pipe A on all the time),
DPMS calls to disable it have silently returned, leaving the pipe on.
If another driver (like vesafb) has enabled it, we may end up with a bad
configuration, leading to hangs or blank screens at VT switch time.
Fixes bug #19603.
commit 7c94227dd4fa2164bebb36234958053bf1d26c12
Author: Ma Ling <ling.ma@intel.com>
Date: Tue Mar 17 10:33:15 2009 +0800
Use best PLL timing values for G4X platform
construct function to find precise parameters from internal spreadsheet
table on G4X platform.
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 48db5bde9298f1126dfb42f4be8a3d61166abfd8
Author: Ma Ling <ling.ma@intel.com>
Date: Tue Mar 17 10:41:02 2009 +0800
Define documented PLL timing limits for G4X platform
These timings on G4X platform were specified by internal spreadsheet from the chipset group.
Signed-off-by: Ma Ling <ling.ma@intel.com>
commit 78a60e1b66fe2e8449702dd43d9b062d279af8f1
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 16 08:41:52 2009 -0700
Revert EXA_DRIVER_KNOWN_MAJOR bump
This was mistakenly added in the unrelated change in revision
fe08b81d0f5d6f96e0124e6286bd24aba6e140ad
commit 1a6e70cd98abc63f24f710819961c24601afb59b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Mar 16 10:19:39 2009 +0800
TV: fix contrast and saturation for 945G
Bug #20670.
commit 4e95327323e3d081b565147f7738eb49c28542bc
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Mar 16 09:30:22 2009 +0800
TV: force TV as connected with TV_Connector option
In order to bypass failure in TV load detect, TV_Connector option
will always force TV as connected with user specified connector type.
commit d9dbdb325543bd747cd1bfb3e1142ea6daf2b637
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 13 15:48:40 2009 -0700
Add shave support, enabled by default.
This cuts down build system noise so that warnings are more visible. The
old style output can be reenabled for build system debugging using
"make V=1", or --disable-shave at configure time.
commit c3a82106a1a1a94c9e1e465c7dc0d828c1cbf50d
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 13 15:29:45 2009 -0700
Move contributed m4 (dolt) to a subdirectory so we can include it with others.
commit e0aba04da0323efc079ce0a2b78139c4d0d49fa5
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 13 13:37:35 2009 -0700
Add DCC register dumping.
commit a57814cc13f4287eccaf1906963b80c9205c680c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 13 13:20:35 2009 -0700
Add dumping of 915 and 945 fence registers.
The debug dumper functions can now return NULL to indicate no output, so
we get appropriate results on 915, 945, and 965.
commit 8166a7ff5c2c1e3736dd06a8453c4e4d769d8b75
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 13 13:12:33 2009 -0700
Add PGETBL_CTL to the debug output.
It's nice to know when it gets stomped on.
commit fe08b81d0f5d6f96e0124e6286bd24aba6e140ad
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 2 07:39:41 2009 -0800
Use CopyArea to load glyphs from per-glyph pixmap to cache pixmap
With glyphs sitting in per-glyph pixmaps, there's no reason to use the CPU
to move them to the cache pixmap, and lots of reasons to use the accelerator.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 2026c57cf0a352d9e6f9d208cfb7d4d550614477
Author: Kalev Lember <kalev@smartlink.ee>
Date: Fri Mar 13 21:32:08 2009 +0200
Fix Xv crash with overlay video.
Bug #20585.
commit 3ef9d85371a97ea5baee0c47787b3bb3cdaf5135
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Mar 13 12:21:34 2009 -0700
Use UXA when KMS is active
EXA doesn't support KMS, so force UXA on if KMS is detected. And warn
the user if they've specified something other than UXA in their
xorg.conf.
Fixes bug #20620.
commit dc3ff0b514b609448025680778f0e95e1980a5d8
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 12 16:32:02 2009 +0800
Revert "SDVO: Switch control bus only before DDC access"
This reverts commit ddedf19f889da2ce6d69a3afce4665e2245682fa.
After i2c STOP, control bus will return back to internal
registers. So this brings back to origin code that we switch
to DDC bus before START. But it's ideal to only issue DDC
bus switch after STOP, not before every START, which might eliminate
some complains from SDVO device, that will be another patch later.
commit c6b0135d209bdad3dbc641d0e264596eaf6f99d3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 12 16:31:01 2009 +0800
SDVO: reset privates before output setup
For multifunction encoder, forget to reset these values
will cause wrong output type in later mode setting
operations.
commit 28e7f0d71fa09e15a68ab4f0de169474b6235093
Author: Dan Nicholson <dbn.lists@gmail.com>
Date: Tue Mar 10 20:16:03 2009 -0700
Fix dist of xvmc sources
The XVMC AM_CONDITIONAL is only needed around the library expression.
None of the other definitons will cause anything to be built without
libXvMC, but they're needed for 'make dist'.
Signed-off-by: Dan Nicholson <dbn.lists@gmail.com>
commit 73db44e7ac524e84e5f0fda2d60069a9e954ad1b
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Mar 11 11:10:57 2009 -0400
Drop Legacy3D option, only use fixed texture space with non-gem.
With this change, we always expect the 3D driver to use GEM textures
when the 2D driver uses GEM. When GEM is not available or disabled,
we fall back to legacy fixed textures.
commit 2fcf4fcccfe7cfa1425985d21a144137eca07f4e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 10 14:21:36 2009 +0800
SDVO: fix pixel multiplier setting for TV
We should use preferred input timing's clock for correct
pixel multiplier setting, otherwise we might get inconsistent
multiplier setting on pipe and SDVO device for some modes.
commit fb6e00f40f713a87c760fc7603159ed11ea9b0d5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 9 20:06:30 2009 -0700
Fix XV with non-GEM kernels by allocating a larger fake bufmgr.
Ideally we'd not be using the EXA offscreen memory manager and just hand all
that memory to the fake bufmgr for non-GEM, but the fake bufmgr's too slow for
that, at least currently. So compromise and take enough memory that it will
succeed at XV allocations but hopefully not anger tiny-aperture systems too
much.
Bug #20563.
commit dc12c4b3eb297b2f225409eacf1f3cd521453ab6
Author: Eric Anholt <eric@anholt.net>
Date: Sat Mar 7 23:22:54 2009 -0800
Flip the update_dri_buffers test around to only run when DRI1 is active.
Fixes segfaults at startup with DRI2 and load detection, or with DRI disabled
entirely.
commit 646e12a9783d1d48ef21841f0909287a876731a4
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Mar 9 10:59:36 2009 +0800
typo in intel.man
commit 73aa23d9150121a4e4b70a78cab910acd164abf5
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 5 13:06:05 2008 -0800
DRI1: Update sarea (and other information) when CRTC configuration changes.
Bug #14423.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit abb213d933ac0d808fc10d4f8d88d7b8cef76346
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 6 14:33:46 2009 -0800
Document the UXA AccelMethod.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 568297d327cc321f1186afc54b38d08db3f2914d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 22 17:08:19 2009 -0800
Don't allocate the render power saving context in KMS mode.
That would be the kernel's job if it chooses to do it.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 4e1144108424a4525bbd97c3d5a56de06760bdd9
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 6 14:30:05 2009 -0800
unused variable warning fix.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 043a76a040d4576b7a8397dca805466a99bfcdd6
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 6 14:29:22 2009 -0800
clean up arguments to i830_allocate_framebuffer since zaphod removal.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit b23f57b310b693f56af273526383221a4f8b96f5
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 22 17:17:09 2009 -0800
Use REGION_EQUAL in place of a local implementation.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 6b61f9945f54df7469f2b2d702b621d4d6064c3f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 22 17:19:04 2009 -0800
nuke unused define.
Signed-off-by: Eric Anholt <eric@anholt.net>
commit c3a747cb54acc1b037b559313e6a2113ae2ac4c7
Author: Dan Nicholson <dbn.lists@gmail.com>
Date: Wed Nov 26 09:57:24 2008 -0800
man: Put option defaults on separate indented line
The groff .IP macro is used to put the option defaults in a new indented
paragraph so they are separated from the explanations.
Signed-off-by: Dan Nicholson <dbn.lists@gmail.com>
[anholt: hand-applied due to conflicts. mistakes are my own]
Signed-off-by: Eric Anholt <eric@anholt.net>
commit d2af21a66d7e1d1dd62c6aa8fb41d3fd6045bcd7
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 27 23:38:00 2009 -0800
Remove configurable support for disabling XV.
google shows one instance of this being used a year and a half ago.
commit 755757669f0cad670cfa084d33d7c3e928d27855
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 27 22:57:15 2009 -0800
Remove configured SW cursor support.
Any time we actually need SW cursors, it gets enabled automatically.
commit 917b20ead3cacf1e88314f20edde6a02b97b96d7
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 27 23:01:28 2009 -0800
Remove StolenOnly support.
We rely on having AGPGART present to successfully allocate video memory as
we configure it by default. Admit that fact, and remove support for
non-AGPGART/KMS setups.
commit 73b7190421132ad73179c3fb7bb0e06c427dce5c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 27 22:51:22 2009 -0800
intel: Nuke shared-entity support (zaphod mode).
It's been broken for years now, and KMS offers a much better chance of getting
this working sensibly without making a mess of the 2D driver.
commit e9d6bbbe0b41e29c58a79844decd81771da85dd4
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 3 16:45:03 2009 -0800
remove more page flipping leftovers.
commit 1cc9b1423c5df591c615ef9588b6eefd81448f80
Author: Lukáš Hejtmánek <xhejtman@ics.muni.cz>
Date: Fri Mar 6 14:44:03 2009 -0500
Fix another VT switch leak
The batch_bo buffer object is reallocated on enter VT, so we need to
unref it on leave vt.
Signed-off-by: Lukas Hejtmanek <xhejtman@ics.muni.cz>
commit 67fef27f4b76490be085d232aba0ca9cbb3c5e59
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Mar 6 09:40:07 2009 +0800
Xv: free tearing on textured video
Add an Xv attribute XV_SYNC_TO_VBLANK which has three values -1(auto), 0(off)
and 1(on) to control whether textured adapter synchronizes the screen
update to the vblank. The default value is -1(auto).
commit 0d20bbbc2005a51f427a9ae6b6a66dbbb101dbab
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Feb 19 14:24:24 2009 +0800
SDVO: handle multifunction encoder (try 2)
For SDVO encoder that advertise multiple functions,
we have to get attached display to determine current
output, and update output's name according with
current type.
commit d4c64f01b9429a8fb314e43f40d1f02bb8aab30f
Author: Lukas Hejtmanek <xhejtman@ics.muni.cz>
Date: Wed Mar 4 17:33:27 2009 -0500
Fix serious memory leak at Enter/LeaveVT
This fixes huge memory leak at each VT switch (about 600 BOs + 6MB
of RSS of Xserver).
commit 095a001f755201d3c19335b67a84c57b1d080a83
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Mar 4 17:10:24 2009 -0500
Use drmSetMaster() and drmDropMaster() in enter/leave VT
This allows multiple X server to use DRI and makes it possible to run
multiple X servers under KMS. This requires a 2.6.29 kernel to work.
On older kernels it will just log a warning and DRI will fail to
initialize for the second X server.
commit 14bb61e0c2e28725a2f6167d3263649bc845be18
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Mar 2 16:55:45 2009 +0800
SDVO: only check digital monitor when EDID exists
commit 42e34e90e2e4048b38481cab61cef46f932eada7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 3 22:55:35 2009 +0800
TV: add property control for TV attributes
This is based on Jesse's origin patch for bug #12763.
But export integer range to user instead of hardware float
point format, and fix different real format on 965G and 945G
for contrast and saturation.
commit aa9da5e393c804019720503fe58bdd247fe1eabd
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 3 20:26:19 2009 +0800
TV: add option to set TV connector type
This can let user override non-stable driver TV load detect,
and set connector type manually, e.g for s-video to component
converter, this patch seems must needed to use HD modes.
commit ab1ef05cc0fd5ba9768c26cc51bc2c7b52baa45f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Feb 19 20:23:02 2009 +0800
TV: update output and crtc modes when TV format change (try 3)
This is to fix bug #16566, change TV format will cause BadMatch
error when crtc config apply. Everytime when we change TV format,
we may generate a new list of modelines as TV clock changed. After
randr get info request, new modelines will be probed and randr output's
modes will be renewed too. But crtc's mode failed to be updated,
as it never can find a matching mode now within new modes list.
So get info will return an invalid crtc's mode, later set crtc
config will pass that info, and xserver catches a bad match.
This patch trys to refresh output modes and setup crtc's mode
with new modelines in TV format change. So get info would be
sure to turn valid crtc mode that reference in current new modelines.
commit a67a911a93ff3c0b3d2e6f6fb20c0787b9d4d41d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Feb 19 01:00:33 2009 +0800
TV: sort input mode lines
commit bd360e7517835626bee54bec968cdc78908c6545
Author: Adam Jackson <ajax@redhat.com>
Date: Mon Mar 2 10:33:35 2009 -0500
KMS: Wire up output DPMS.
commit 2d0aa553609a0e64fa4b2e755b9b1e244e5c3fa1
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Mar 2 15:26:44 2009 +0800
Skip LVDS config parsing on pre-9xx chips.
855GM laptops seems pretty broken when parsing this block.
commit 55359ef9ab0a2be42a55e0279835f76a191d6c74
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 27 09:02:30 2009 +0800
Update driver feature block definition for missed fields
commit 38a7683561cee7fffab174c2a166bfd51b51ba27
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 27 22:55:44 2009 -0800
warnings cleanup
commit 5bfd73cd31ba197a62f549cdbad1a1270b571027
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 27 19:09:49 2009 -0800
Only allocate pixmaps aligned for tiling when requested by DRI2 GetBuffers.
This saves massive quantities of memory on pre-965 since the DRI2 tiling
enable caused the minimum size of any pixmap to be 1MB.
commit f53bdad1412f841075232455837578f00709c6ef
Author: Shaohua Li <shaohua.li@intel.com>
Date: Mon Feb 23 15:19:23 2009 +0800
Intel video driver patch
This is the intel video driver patch for a new chip, which is G33-like
and has some clocking setting related register changes. This patch adds
the pci id and DPLx/FPx register changes.
The gtt tool should just work to me, as the chip hasn't any changes
against G33 on this side.
Signed-off-by: Shaohua Li <shaohua.li@intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 22dc9a5580d77cc4707bfb8e19474e611a06ae9a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 24 18:22:20 2009 -0800
Fix UXA for server 1.4.
commit cb1f7ec0876746c1b52b63cdb508544e9e4e32e3
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 24 21:23:59 2009 -0800
uxa: Fix composite fallback debug printing of main memory versus bo info.
It was just printing whether it was a pixmap (it is), instead of whether the
pixmap was offscreen.
commit 635eaa511f28fb673fe306e46ed5370e78a8a534
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 24 21:48:11 2009 -0800
Regard the screen pixmap as suitable for acceleration.
With UXA on the fake bufmgr, the screen pixmap doesn't have a BO and so
no acceleration was occurring.
commit 70e0261208654c6c875ad462da2734c6aa9eeb96
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 24 20:54:05 2009 -0800
Disable fb resizing for DRI1-only server so that DRI1 can initialize.
commit d7aa330db31100b7cb54d8165f9a4b94329ece32
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 24 20:34:10 2009 -0800
Fix up i915 composite and common solid/copy code to use check_aperture.
This could fix complaints about binding BOs and resulting failure to render.
commit a625a07022ea7f6757b288fcc2ffb9e27c7f8341
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Wed Feb 25 16:48:22 2009 +0800
XvMC: fix broken xvmc on 965
commit f6d8ae69b0f97e696c142f06c8038f336ed024f9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 25 09:57:00 2009 +0800
Use LVDS config in Driver feature BDB for integrated LVDS check
The LVDS config bits in VBT driver feature block is used by vendor
to identify the board implement of integrated LVDS/eDP or SDVO LVDS.
And video bios uses these bits for LVDS enabling or not. So check
these bits for integrated LVDS might eliminate more quirks.
commit 8718551f14e064b461e80a583597f0ea9fb8ca9f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 25 09:54:03 2009 +0800
Update LVDS config bits definition in driver feature block
ALL_LVDS is actually not defined before and include GM45.
Embedded DP bit will be used for newer chips.
commit 9d8e5c21a1688b915bf39261d4c3b0bf2906daef
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 24 14:05:15 2009 -0800
Fix distcheck from drmmode_display.h deletion.
commit f4e2f522a5c5b03ea530b9eb67e9d1a9a96274ce
Author: Eric Anholt <eric@anholt.net>
Date: Sat Feb 21 20:36:58 2009 -0800
Don't do AdjustFrame in KMS mode.
This was hit by xv86vm's SwitchMode path, and for that the CRTC offsets
get set at mode setting time anyway.
commit 170f00e161931fdaa8c2812fc710649e1d6d977a
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Feb 24 14:07:23 2009 -0500
Remove a handful of unused variable warnings.
commit a6b31f38ebf470c61de0e10b0ce2af0d7ee1684b
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Feb 24 13:58:20 2009 -0500
Update kms to work with drmModeModeInfo API update.
commit 13ee9402e9822d6f57e3ebcc5ae658ce8322118e
Author: Adam Jackson <ajax@redhat.com>
Date: Mon Feb 23 15:44:26 2009 -0500
Limit CRT DAC speed better.
Verified against the public docs for i8xx parts, although not 9xx yet.
commit 668b2352a47bcfba75fe0492a5805726222755eb
Author: Keith Packard <keithp@keithp.com>
Date: Mon Feb 23 13:31:51 2009 -0800
Revert "Limit CRT DAC speed better."
This reverts commit 8fd0e46571c7ba15c05f0a759113f8ca842c76a2.
This doesn't even build. Please try again.
commit 8fd0e46571c7ba15c05f0a759113f8ca842c76a2
Author: Adam Jackson <ajax@redhat.com>
Date: Mon Feb 23 15:44:26 2009 -0500
Limit CRT DAC speed better.
Verified against the public docs for i8xx parts, although not 9xx yet.
commit 73bc7f113969834d00cd92be8374dbadc62f96a9
Author: Kristian Høgsberg <krh@redhat.com>
Date: Mon Feb 23 15:16:51 2009 -0500
KMS: Fix bug that prevented EDID data from getting propagated.
commit ef952760551ad15cb9f63025d1e087645949a227
Author: Kristian Høgsberg <krh@redhat.com>
Date: Sun Feb 15 22:10:42 2009 -0500
Use stat() and the dev_t to find the drm device filename.
Simpler and more robust. Works when we haven't set the device PCI ID,
ie when not going through the legacy DRI module.
commit 81c652e9a666a7459bcc5217c8a5ec518b6e00da
Author: Helge Bahmann <helge.bahmann@secunet.com>
Date: Sat Feb 21 10:10:04 2009 -0800
Move disable_render_standby to EnterVT instead of startup.
Otherwise, with a pre-2.6.28 older kernel the disable would be lost at
resume time and cause hangs.
Bug #20214
commit 0621ba12a3b694720e67a49b25ca52f0e09b3802
Author: Eric Anholt <eric@anholt.net>
Date: Wed Feb 18 13:32:44 2009 -0800
uxa: Ask for BOs ready for rendering for pixmaps.
The assumption is that we're almost always accelerating our drawing to
new pixmaps (fill, copy, etc.).
commit 5018d0f16cb8b44c743b5b37d194fe806d955568
Author: Kristian Høgsberg <krh@redhat.com>
Date: Fri Feb 20 15:34:29 2009 -0500
KMS: Hook up rotated shadow buffers.
commit beca598bc2848093b710bd47828d622205d273df
Author: Kristian Høgsberg <krh@redhat.com>
Date: Fri Feb 20 11:08:51 2009 -0500
Access the Xv buffer through the GTT for the non-KMS case.
commit e97e2571703e3d6188bf18f211b793fc50383f9c
Author: Kristian Høgsberg <krh@redhat.com>
Date: Thu Feb 19 16:41:49 2009 -0500
Fix i915 textured video to work with the i830_memory -> bo change.
Forgot to update i915_video.c in 872aadc7102bd5131e1582ede081e22672911ba2.
commit 96da26b6813a8c1da8a43036c375aa0d2bb70f16
Author: Kristian Høgsberg <krh@redhat.com>
Date: Thu Feb 19 16:40:19 2009 -0500
Dont allocate overlay registers in KMS mode.
commit 872aadc7102bd5131e1582ede081e22672911ba2
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Feb 18 17:26:06 2009 -0500
Make Xv used a buffer object instead of i830_memory.
We still pin the buffer object in case of overlay, but for textured video
we're now no longer using i830_memory for Xv anymore.
commit 527e8177cde3abbabbcdccee0dbc0dcc0068a1be
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 18 11:26:58 2009 +0800
bios_reader: parse driver feature BDB
commit 62ca1c479825ffa0e9cf444b4e25080150faa45b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 18 10:49:00 2009 +0800
Fix SDVO mulitiplier setting for 945G
Wrong SDVO multiplier setup has been slipped
in SDVO TV patch. Thanks Michael Fu to point this out!
commit 723b6065093adb56a2d7204bd990ceae41bfafc9
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Feb 17 13:48:04 2009 -0500
KMS: Hook up crtc::gamma_set.
commit 506bbb8341c052499057834a669b82787454b426
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Feb 16 14:09:49 2009 +0800
Safely init SDVO found variable
Found by Michael Fu for my last SDVO detect fix.
commit 9d464bd5b0d2724f5edb26e859888ceb6a248f9b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 11:15:48 2009 +0800
Fix SDVO/HDMI detect
SDVOC detect bit is only valid for HDMIC.
And for SDVO devices, SDVOB detect bit should be used
to probe all possible SDVO outputs.
commit 48445d2e939328495b4abe0fb7e579dfcef727bb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 11:11:18 2009 +0800
SDVO: remove ForceSDVODetect option
Which is just a hack to hide our SDVO detect drawback,
we will have SDVO/HDMI detect fix later.
commit ddedf19f889da2ce6d69a3afce4665e2245682fa
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 10:09:42 2009 +0800
SDVO: Switch control bus only before DDC access
Instead of set control bus switch before every i2c start,
just set once before doing DDC. This should eliminate some
encoders returning error during that.
commit f1ca56e17d0ecd4f1299061a6b3272bfd289e123
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 10:02:02 2009 +0800
SDVO: Fix TV support
As SDVO TV uses SDVO_TVClkIn from SDVO encoder for clock reference,
it needs to generate proper PLL for current input clock. This uses
fixed PLL table from vbios for this. And possible sdvo mulitiplier
has to be setup correctly. This makes TV output stable on my 945GCLF2
board with NTSC-M format.
commit acde0ef683d6ec33d0b478923ffb11bd6785798f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 09:53:57 2009 +0800
SDVO: fix CREATE_PREFERRED_INPUT_TIMING command
commit 824b2f0c5530c3196901c961757e6677b042caf3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 09:50:45 2009 +0800
SDVO: fix usage for SET_TV_FORMAT and GET_SDTV_RESOLUTION_SUPPORT command
They both needs parameters.
commit 62c0c2f5549a51c5df209f7353a19ca301f221be
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 13 09:48:34 2009 +0800
SDVO: fix error in modeline and DTD convert
commit 37c67088a887e6380571e6eec8a8f058e3e24717
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 11 15:15:27 2009 +0800
SDVO: check EDID info for DVI-I
For SDVO DVI-I, check EDID info for digital output,
otherwise mark it to be disconnected as analog output
is driven by VGA then.
commit 38079bc0f1038da77048bbf6e5c10758f9fb8a55
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 11 14:41:58 2009 +0800
SDVO: Fix for HDMI encode and audio setup (try 5)
SDVO HDMI encode and audio is not setup in detect,
which fails in hotplug case for HDMI audio. Fix to
check current encode type and set flag for HDMI audio
enabling.
Check and set HDMI encode state in get_modes.
commit 3012d85cc5eb58c2447e93c05c39dc14feaae988
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 10 18:47:28 2009 -0800
uxa: Fix breakage from UXA_FALLBACK conversion from "do {} while (0)" construct.
Thanks to keithp for post-commit review.
commit 5009127de7d9527ae329d1c2fbc7283648bde2e6
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 10 18:23:35 2009 -0800
uxa: Fix driver against fbDoCopy -> miDoCopy change in the server.
commit b53977f4c53c7c8f562f909e985b8d5a7b2526f3
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 10 18:22:46 2009 -0800
uxa: Fix failure to --amend in further changes in previous commit.
commit 5212ec6515c6562f66b86fc16928b601bf04e49b
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 10 15:35:20 2009 -0800
uxa: hook up the fallback debug to the driver's fallback debug option.
commit 3aa8591abfbe8db0f13912910c850fdd748808df
Author: Ma Ling <ling.ma@intel.com>
Date: Fri Feb 6 09:14:15 2009 +0800
Don't disable vga centering bit.
commit id b9f5915ce812144ffd9d2aa42e8ba856129c35e,
which resolved bug #17235, but generate new regression-bug #19715.
This patch intends to resolve bug #17235, and avoid regression as well.
We have successfully re-tested it for bug #17235 and #19715 respectively.
commit 9fe5fca3fe761a4f11857d9766138a60f471a9e6
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Feb 4 06:00:39 2009 +0800
TV quirk for HP Compaq nx6310
commit 5c370091620b38447172ebeffbc6ed3256e86c9d
Author: Kristian Høgsberg <krh@redhat.com>
Date: Mon Feb 2 12:02:00 2009 -0500
Fix front buffer memset() for non-KMS case.
Missed the pI830->FbBase condition when removing the KMS hook.
commit 2013799b20599a58de48cb21a5a389e898a58af1
Author: Kristian Høgsberg <krh@redhat.com>
Date: Mon Feb 2 11:51:47 2009 -0500
Un-revert the I915_SETPARAM_NUM_USED_FENCES commit reverted by accident.
Oops, my bad. Reverted 8d4bc36fae50b09a73ba2cfab920adb32141a358
since my kernel doesn't yet have the new param, committed
the revert by accident.
commit 127330bfd53ac7571bdd12a551142528b972893f
Author: Kristian Høgsberg <krh@redhat.com>
Date: Mon Feb 2 11:02:59 2009 -0500
Fix last-minute "cleanup" that broke the patch.
commit 0cb87ccfe97b0e016e47dcf236fd5ce78dddfc4b
Author: Kristian Høgsberg <krh@redhat.com>
Date: Fri Jan 30 17:53:03 2009 -0500
Implement front buffer resize for KMS.
This adds back the resize hook so we can resize the front buffer under
kernel mode setting as well.
The patch also pulls the drmmode_* structs from drmmode_display.h into
drmmode_display.c and eliminates the header file.
commit 66bc44e8f9a0505c0b11b8042243ca74079da85f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 27 15:43:58 2009 -0800
dri2: Use modesetting's master fd instead of opening our own non-master.
This fixes failure to auth DRI2 clients under KMS.
commit 8d4bc36fae50b09a73ba2cfab920adb32141a358
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jan 26 17:14:06 2009 -0800
Support tiled back/depth on 915-class hardware with DRI2.
Set alignments, tile settings and flags correctly in the 2D driver to support
tiled rendering. UXA's create pixmap function currently assumes the worst
about the alignment constraints; that should probably be fixed. Some of the
1M alignment fixes could probably be done more cleanly as well.
commit 6c0ca1676bf60529dd331cc739abdf68fa9e918d
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 21 15:52:02 2009 -0800
Don't forget the new state bos in check_aperture.
They're tiny so it shouldn't have been a problem, but play it safe. This is
another <5% loss on top of the previously reported value, bringing the whole
series to about 8%.
commit 57a02b50c60c10a25ff0f3cd93af9f37fa0d1b11
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Jan 26 14:58:28 2009 -0800
Fixup bogus VBT modes when detected
Several VBT modes out in the wild have H or VSyncEnd values greater than
the H or VTotal value. This clearly ends up creating a bad mode,
causing some panels to either ignore the timing or display some sort of
corrupt image.
Check for these cases and fix them up by default, making things work for
several Dell and Sony machines.
Fixes FDO bug #17292.
commit e20e1cf76fb00ba4f933a1ed6d1a4896be346c91
Author: Bill Nottingham <notting@redhat.com>
Date: Sat Jan 24 08:36:20 2009 +0800
Quirk MSI IM-945GSE-A LVDS, TV outputs.
The IM-945GSE-A claims to have a TV output, and always claims a connected
LVDS output. It has neither.
commit 05ff561234cc2b93fe1ea2a35041fa2e119a7e38
Author: Vincent Mussard <vmussard@free.fr>
Date: Sat Jan 24 08:33:16 2009 +0800
quirk for AOpen MP45
commit fbf003ef2767a1a9f5e4064f04a17992030d8f5c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 5 17:27:13 2008 -0800
Move i965 render sampler state to BOs.
This eliminates the pinned memory allocation for 965 render state.
commit befd4ad8beae39377f804e06c7cbd926ec4251db
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 20 14:43:08 2009 -0800
Move i965 render kernels to BOs.
commit 5d705de5d11297f4d6bd5237fb67619e703745bc
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 5 15:30:35 2008 -0800
Move 965 render unit state to BOs.
This is a first step in a series of changes to avoid requiring a pinned object,
which gets in the way of doing non-root KMS. This change appears to result in
about a 2-6% loss in x11perf -aa10text, which better algorithms in libdrm could
make up for (it hasn't really had to deal with code this bad before).
commit 64b08ed5ad46ccd76964972e39bfed8721a920aa
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 20 17:13:52 2009 -0800
Remove 965 render wm scratch space, which was just unused.
commit f126aabdf8952177bb15f392041da7a7094eb31b
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 21 12:52:36 2009 -0800
Fix build with server 1.4.
Debian "unstable" is still stuck with this ancient version.
commit 253b8db298f38676e47dc902534465054f7b58b8
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Jan 21 09:02:13 2009 -0800
Don't run in KD_TEXT mode even with KMS
Leaving the VT in KD_TEXT mode keeps the kernel's blanking code active,
so when a DPMS event happens, the fb console is restored rather than X's
configuration. On the downside it means the kernel won't print messages
in the background, which would be visible if a panic or emergency switch
occurred. The proper fix here is a new kernel mode, which we can move
to when ready.
commit 131b414feb2ecabe31b538d65725ac4427a4387a
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Jan 21 09:01:05 2009 -0800
Tear down batchbuffers unconditionally on LeaveVT
Even if KMS is enabled we should do this, to avoid running batches that
depend on other state we tear down in LeaveVT.
commit b6f3ce32e295929f461a7bc37e61f126fb51e4aa
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 20 10:45:23 2009 -0800
Use drm_intel_bo_subdata to put render vb data in.
This improves performance by avoiding repeated map/unmap cycles, which are
a bit expensive on my machine with lock debugging on in the kernel. It could
do much better if we did more than 18 or so floats at a time.
commit 9a8bbb1951ad0ca0a9407a97348fc7fa03127900
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 19:34:50 2009 -0800
Move i965 render vb setup to use time, and decouple state emit from it.
The require_space had failed since it only checked for the space required
by the batch emits in the function itself, but not in the
i965_emit_composite_state() that it called (the state we were concerned about
having set up for that 12 * 4 dwords to follow!). This is replaced by
intel_batch_start_atomic(), which will catch such mistakes in the future.
commit 3d739597c4f5817079efd9067ad5db2f4105f765
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 20 10:37:20 2009 -0800
Move i965 render transform setup from emit_composite_state to prepare_composite.
commit e20f7278f3abb44a3a151ac91f83c45cf1a2745a
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 20:31:31 2009 -0800
i965: Pull check_aperture out to a separate function and make it dtrt.
Previously it wouldn't count the pixmaps that were about to be used, which
is pretty much the only purpose of having the pain around. This also
eliminates the check_twice confusion with emit_batch_header_for_composite().
commit 013e2adfbf955cb21450b610091542ebd54392c2
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 20:24:20 2009 -0800
Move filter computation from emit_batch_header to prepare_composite.
commit a340fe5e4227ebea5493e658eb6289624b07ab0b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 19:11:41 2009 -0800
Use intel_emit_reloc from video to prettify 965 render bind_bo setup.
commit aefe198ca427a5ad69717f49948eb3ede713bb28
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 18:57:01 2009 -0800
Move i965 render state bo setup back to prepare_composite.
We want the objects to be created once per prepare/done both for efficiency and
so we can handle aperture checking better.
commit 946c7ef8170e74ac178c83b1465242d57fa86f2e
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 14:43:20 2009 -0800
Do check_aperture_space and batch_start_atomic for i965 video.
This increases the overhead for video in the presence of cliprects, but we
were already doing nasty things in that case and don't seem to care. This
could fix potential bad rendering or hangs with video, particularly with
DRI2.
commit 7be668179a12918918cad863f6936ced4ab78dbf
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 19 14:29:25 2009 -0800
Move 965 video setup to a separate function so we can move it around.
commit c7db3201106f07f3228c989014d6db5ace5378f6
Author: Owain G. Ainsworth <oga@openbsd.org>
Date: Tue Jan 13 18:46:41 2009 +0000
Remove the pageflipping infrastructure.
It was broken on current kernels, and deprecated anyway.
commit c82adfd0169317efb6c2f9de0f315651f9adbae1
Author: Owain G. Ainsworth <oga@openbsd.org>
Date: Tue Jan 13 17:09:00 2009 +0000
Remove triple-buffering support
It never worked with any upstream linux kernel, and is quite heavily
deprecated. A new solution based around DRI2 will probably be
forthcoming. Pageflipping itself is next.
commit ada44c1c0edcd3ea9e41ed6b6fdb2bf0e87c9c67
Author: Kshitij Kulshreshtha <kkhere.geo@gmail.com>
Date: Tue Jan 20 11:35:36 2009 +0800
Support sysfs backlight control for Sony laptops in xf86-video-intel
The sony_laptop kernel module (since v2.6.23) supports backlight control
via the sysfs interface:
/sys/class/backlight/sony
This patch will enable xf86-video-intel to use this backlight control method
for Sony VAIO Laptops with Intel integrated video.
commit d89de6d60a86105a198d904821853e6ed7de3305
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jan 16 16:59:17 2009 -0800
Protect i915 textured video against batchbuffer wrapping.
commit 15780c53f5717936ea10ac87aff8a881c172f1dc
Author: Eric Anholt <eric@anholt.net>
Date: Sat Jan 17 16:23:38 2009 -0800
Fix i915 batch_start_atomic counting.
commit fc46cb6403387215d13aa28d720f205688ae9d67
Author: Eric Anholt <eric@anholt.net>
Date: Sat Jan 17 12:47:53 2009 -0800
Fix libdrm version number requirement regression that got spammed in.
commit 1459f794e2a4b9032807c3794b00a33fa6392837
Author: Dave Airlie <airlied@redhat.com>
Date: Sat Jan 17 22:14:26 2009 +1000
intel: fix DRI2 should be DRI_DRI2
commit db43b7870a37ea273941302096a6f00120dfae71
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 15 19:05:52 2009 -0800
Re-emit i915 composite setup when the batchbuffer wraps.
This also introduces tests to make sure that we asked for enough reserved space
and that we don't allow wrapping at the wrong time.
This fixes a hang during text rendering with DRI2 and a GL client running,
but could potentially affect text rendering with GEM in general with an
exceptional batchbuffer setup.
commit cab5b7a7b0e17414f98b2363b0961c87f32f9c05
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 15 09:31:55 2009 -0800
Fix invarient state emits for DRI2 (do it per batch, since there's no lock).
commit 9f306193c4b128ec72c5b4db16d07302cee50ab5
Author: Owain G. Ainsworth <oga@openbsd.org>
Date: Tue Jan 13 18:42:44 2009 +0000
Fix ioctl type.
I915_EMIT_IRQ is a read/write ioctl, not a write only. Found by OpenBSd's
kernel code which checks these things a long more strongly than Linux.
commit 1e8588ad5087c69eb77399cfaab8e4ec15eb4da9
Author: Owain G. Ainsworth <oga@openbsd.org>
Date: Tue Jan 13 17:02:59 2009 +0000
use ifdef __linux__ where needed.
since modesetting is compiled by default now, ifdef __linux__ the linux
only includes and ioctls.
commit db9f5915ce812144ffd9d2aa42e8ba856129c35e
Author: Ma Ling <ling.ma@intel.com>
Date: Wed Jan 14 14:46:52 2009 +0800
Disable VGA plane reliably
This fixes #17235, VGA random hang on recent G45/43 board.
From spec, SR01 bit 5 should be set before VGA plane disable through
control register, otherwise we might get random crash and lockups.
commit a4b023c17b9c3bd65fb9466ddb8a953f60244402
Author: Keith Packard <keithp@keithp.com>
Date: Tue Jan 13 20:01:49 2009 -0800
Assign rotation memory dri_bo to rotation pixmap.
As the rotation memory and rotation pixmap are allocated separately (to make
rotation at startup work), the allocate dri_bo needs to be set in the pixmap
for acceleration to work. This restores the performance in rotated modes.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit f659cc37e61364a408355b9a6a44d39f4d759935
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Jan 13 16:49:41 2009 -0800
bios_reader: make mode timing output friendlier
Print out the calculated mode line values (as i830_bios.c uses) and
check for validity against known problems.
commit c80f1a9c5131721eaf87d12a7a67e603cdfed63b
Author: Bernhard Rosenkraenzer <bero@arklinux.org>
Date: Tue Jan 13 10:35:19 2009 -0800
UXA: Declare glyph cache picture as component-alpha when necessary.
Without this, rendering component-alpha glyphs may break without a mask.
Bug #19534. Ported from fix by Michel Dänzer <daenzer@vmware.com> in
xserver commit 639f289dcdbe00a516820f573c01a8339e120ed4
commit 3d206f9e46b5237bda7ca3c0f92d64c45ee8bdf5
Author: Ma Ling <ling.ma@intel.com>
Date: Tue Jan 13 10:26:40 2009 +0800
set continuous-frequency flag in get modes function
http://bugs.freedesktop.org/show_bug.cgi?id=19247
Because latest xorg will check whether the display is continuous frequency through one flag in monitor info structure,
if not it doesn't touch default modes. When laptop failed to fetch edid, We don't set the flag. In i830_lvds.c,
so currently we can not get default modes except only one mode line from bios.
In order to achieve default modes from xserver successfully,I set the flag and other EDID features.
commit 3354e660b0744976871683ce226f17e873f26b50
Author: Keith Packard <keithp@keithp.com>
Date: Wed Nov 26 16:32:12 2008 +0800
Fix LVDS EDID to match all possible default modes
If the EDID data from the LVDS doesn't indicate support for a wide range of
continuous frequencies, it will not match any of the default modes although
our LVDS scaler logic ignores refresh rates when programming LVDS modes. Fix
this by smashing the compute EDID data to open up the sync rates.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit f1e9ca4e4fb3ddb083252aea79c67c5e5e71f29c
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Fri Jan 9 16:30:15 2009 -0800
Remove xorgconfig & xorgcfg from See Also list in man page
commit 91c49067abab262edce54d33af8bfc03eee20f2e
Author: Ian Romanick <ian.d.romanick@intel.com>
Date: Wed Jan 7 21:45:54 2009 -0800
Prevent redefinitions of CARD8 and friends. Fixes build.
commit 934008a2cbcec0c790580750c672c0367a9e4c55
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 6 10:55:59 2009 -0800
Always enable KMS if server's new enough, and remove option.
The API should be stable at this point, and we don't want to allow mistakes.
commit 342120be0956bfc12822d1ffbfbd8aaabf3e922f
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 5 23:21:07 2009 -0800
Fix pin leakage with EXA GTT-mapping shortcut, and crash with UXA on KMS.
commit 9a5082d2920c1a212fe935b5a093013e8035c321
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 5 23:28:50 2009 -0800
Disable DRI2 buffer tiling on non-965, as those need fence regs for 2D blits.
This fixes glReadPixels failure on single-channel 915GM, as the software code
for readpixels was actually the only code in the driver doing tiling against
these buffers (everything else says "rely on fence registers", since the 2D
blits don't have a "don't rely on fence registers" option).
commit 7736b65be4fb4d5c59d7aedb1e64da976bb10ae9
Author: Keith Packard <keithp@keithp.com>
Date: Mon Dec 15 15:49:01 2008 -0800
FatalError on batchbuffer map failure
Yes, it would be nice to do something other than crash here.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 632f816c72cb4b48b690fd92d1cc1d5a9c9285c7
Author: Keith Packard <keithp@keithp.com>
Date: Mon Dec 15 15:43:34 2008 -0800
uxa: handle uxa_prepare_access failure
uxa_prepare_access may fail to map the pixmap into user space. Recover from
this without crashing.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 90b28a56553d809374fa6d9b9529b7a8b583488c
Author: Keith Packard <keithp@keithp.com>
Date: Mon Dec 15 15:41:28 2008 -0800
Handle drm_bo_map failure in 965 video and composite paths.
These two paths allocate a number of objects directly.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 8237faf8f3ca73ecdf0ef009a7d361b318726f6f
Author: Keith Packard <keithp@keithp.com>
Date: Mon Dec 15 15:35:35 2008 -0800
Resize framebuffer on screen size change (requires UXA and DRI2)
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 21bd4e8974e4c0e83f5f95adb0fc17290444caf5
Author: Keith Packard <keithp@keithp.com>
Date: Mon Dec 15 15:19:00 2008 -0800
Make i830_allocate_memory take tiling parameters.
This eliminates the separate i830_allocate_memory_tiled function which means
that all memory objects will have tiling parameters set correctly.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 1f61e97904dfe5f8c08bb9f284cfdfe878f7e541
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Dec 31 22:56:57 2008 +0800
UXA: Fallback to dri_bo_map() if pin failed
This fixes VT switch issue with UXA after Eric's
aae4008096399a0e84abc7c016b35092caf9db25 on 2D side.
commit 830bf916724afd21b7947f797c22a8c8aab7a0a4
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 29 13:42:44 2008 -0800
Don't touch the pipestat regs for detecting FIFO underrun. The kernel owns them.
Since we don't perform any synchronization with the kernel on these regs, we
could race with the kernel to write stale values and end up not having vblank
interrupts enabled when somebody was waiting on one.
commit d96f774d1bb39640486c72338fe8b19ee1ceaa23
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 29 13:57:24 2008 -0800
warning fix.
commit 59b0fbb9be880d489374b141f818948a2721a2ef
Author: Henry unbongo <henryunbongo@yahoo.com>
Date: Mon Dec 29 13:54:38 2008 -0800
Add support for SDVO LVDS.
commit 750d8e105831718d4a44a145fdb87571fa9f9d8e
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 29 12:44:26 2008 -0800
Fix compile failure after 45f45c73469f1bd46a1b6fb206f2e9e5e4fd66b3
commit 45f45c73469f1bd46a1b6fb206f2e9e5e4fd66b3
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 29 11:26:11 2008 -0800
Remove logical context setup.
This should be a noop. If it wasn't a noop, it means that on pre-g33 chipsets
we were spamming some data into a page of system memory because we used a
virtual instead of a physical address. It was also supposed to not work when
we submit it from a batchbuffer, as we have been doing for some time now.
This code has existed since about the beginning of the driver's existence,
with no justification.
commit 3544bbe22d8cf2640289e1e4febe755a47f26631
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 29 10:41:02 2008 -0800
Add PCI write posting to LeaveVT path when we're about to wait on write results.
commit 7b67914b23b54d4d9566190440a3430e40615aa8
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 28 15:51:50 2008 -0700
Add SDVO LVDS register definitions.
commit 8464fc285d7b22fd45b7af616fd52aa15e16638a
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 29 09:51:45 2008 -0800
Rely on libdrm 2.4.3 and stop checking for xf86drmMode.h.
commit c1dde7ac06ce6470c74198b2560ee67d28fb0aea
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 22 16:49:57 2008 -0800
Remove old mergedfb includes and defines, which bother spatch.
commit 75799d2834be84b016391ec95b221df32380e3e7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Dec 30 00:55:30 2008 +0800
Bug #18004: Add Aopen 915GM LVDS quirk
commit cfaaf6af777ad8e56da5a077bdc01f4f2d7bc4d6
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Dec 29 21:17:44 2008 +0800
Don't count vertex buffer in second aperture size check
With batch flush notify vertex buffer will be unreferenced,
so don't count it in later aperture check. Also adding
uninitialized vertex buffer check in batch flush notify.
commit b710a688a7383df320f9d4e765b48331310a4d1d
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Dec 29 12:50:25 2008 +1000
intel/kms: disable overlay when it needs physical address
We can't do phy address allocations, need kernel support for this.
Signed-off-by: Dave Airlie <airlied@redhat.com>
commit 649374b88b330838133d78be1953ce8b18ddd2c6
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Dec 29 12:48:11 2008 +1000
intel: don't call enter/leave VT for KMS enabled systems
Signed-off-by: Dave Airlie <airlied@linux.ie>
commit 408f7139354a942f29334795b5480a0b6bb6142a
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Dec 29 12:47:30 2008 +1000
exa: fix map gtt call to use current API
commit fcd280b730f86ea54ecd89d3e037e71f8375b5f5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Dec 29 10:05:17 2008 +0800
Bug #19239: Add a quirk for broken ACPI lid state
For broken hardware/bios with incorrect ACPI LID state,
there's machine that can not be fixed in ACPI way, customed
DSDT that reprogram _LID method to read EC state. Although
this is ACPI issue, this quirk can be used to work around that.
commit 6b9f421b792c701e909d81ae2b6e6a47fb069b0b
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Dec 29 11:51:58 2008 +1000
modeset: transformPresent is a new API member
commit a320541e51818833a6a445707835fbf70e9babd4
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Dec 29 11:34:51 2008 +1000
modeset: fix xf86CrtcRotate API change across server versions
commit e38fd84fcccc18284b649a60b4cfd8e24eaf059d
Author: Ma Ling <ling.ma@intel.com>
Date: Mon Dec 22 10:35:52 2008 +0800
SDVO: reset pixel repeat in avi frame
For #19115, the root cause is avi_if.u.avi.PR in
i830_sdvo_set_avi_infoframe() belongs to element for
interlaced mode based on CEA_861B, but currently we
don't support interlaced mode. So it should be set as 0.
commit d8e89b26ef5ef2c15e5d34162b14d279a7f0bb1c
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Fri Dec 19 09:34:14 2008 +0800
[965-xvmc] remove the vblank wait code, drm not support mutlple client
to wait on vblank now.
commit aae4008096399a0e84abc7c016b35092caf9db25
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 17 14:25:22 2008 -0800
uxa: Do a hack to use the aperture mapping instead of bo_map in sw fallbacks.
Because of how fallbacky the uxa rendering core is, and our inability (without
wfb in userland or page faulting in the kernel) to tell the kernel just where
we're going to fall back, the clflush overhead can become outrageous, for
example with emacs and xcompmgr. Instead of using drm_intel_bo_map, pin the
buffer and do the fallback to the aperture mapping. This gets us the bad old
performance that fb is designed for, instead of bad new performance.
commit 74bc420940de4ed02705211ddebbc4033c032242
Author: Peter Alfredsen <loki_val@gentoo.org>
Date: Fri Dec 19 08:10:06 2008 +0800
xvmc: fix up needed libs
commit 555eea5411cf8c725df5f1b4cb80198fa6a1225b
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Dec 17 13:55:07 2008 +0800
wait vblank before render to fix tearing
commit ed267072db7c58ee16a458fd3dc24ce3a2d0061d
Author: Robert Noland <rnoland@2hip.net>
Date: Wed Dec 17 09:27:30 2008 +0800
Fix drmOpen for non-linux 965 XvMC
drmOpen by name only works on linux after falling back to groping around
in /proc. This doesn't work on other OS.
Signed-off-by: Robert Noland <rnoland@2hip.net>
commit ecdd706873c1f990f4a78fbaecf7380411edabcd
Author: Eric Anholt <eric@anholt.net>
Date: Sun Dec 14 16:09:25 2008 -0800
uxa: Correctly prepare/finishaccess of stipple in ValidateGC (and only it)
This avoids prepare/finish_access_gc overhead when we're not changing things
(since GCTile is already handled) and get us the RW flag for the prepare on
of the stipple pixmap so thing will be synced correctly.
commit e6479f96e5d8da39fcbb5376c4a66a1f924ec4e4
Author: Kristian Høgsberg <krh@redhat.com>
Date: Mon Dec 15 14:54:20 2008 -0500
Quiet some KMS warnings.
commit 30fb0ef53e19b759715f1ee14b81b11c81d79045
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Dec 16 00:39:45 2008 +0800
Revert " [965 xvmc] update dual prime g4b files"
This reverts commit ea2b6b405e4c8b1bfb4bc568d0453a39a9194a8f.
Duplicate with Keith's commit. No idea what's diff target
of this one.
commit ea2b6b405e4c8b1bfb4bc568d0453a39a9194a8f
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon Dec 15 09:19:43 2008 +0800
[965 xvmc] update dual prime g4b files
commit d917583c19e2eb20a559eddaa100ce71d8fbe48c
Author: Pierre Willenbrock <pierre@pirsoft.de>
Date: Mon Dec 15 09:08:30 2008 +0800
closedir only after finishing use of any results from readdir
commit 865735d8408ee6b75be8fb1a8ab32b2a53dd3adb
Author: Keith Packard <keithp@keithp.com>
Date: Fri Dec 12 11:07:20 2008 -0800
Dump out fence registers by default, add fence end registers as well
In debugging the frame buffer resize code, I needed to see what the server
was doing to the fence registers, so I added this debug code. Seems useful
enough to include it.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit f3e59e59b54696667b127c82327e16b14d7bab22
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Fri Dec 12 11:18:25 2008 -0800
Update binary versions of the dual-prime kernels
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 80d588e9c49719ec494e705edfc14c78908bbc3f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Dec 12 18:27:29 2008 +0800
Don't warn on ring enabled in GEM
commit 60c4ee9ece8ea57e61b1590dfeb69d08555e465c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Dec 12 18:00:09 2008 +0800
Fix directRenderingType check
Don't miss classic texture memory allocation in DRI.
commit edf765155497d89ecac328a5b268ecf60e2f377c
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Dec 11 15:41:59 2008 +0800
[965-xvmc] fix dual prime kernel, flush issue on G4x
commit 80e2d90139dd99f50beb4f9353599608624b777d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 11 13:45:17 2008 +0800
Let lid status be unknown if no acpi lid object found
commit 83377b543defdca7226d7c1a7794e4ff3d8b4c84
Author: Bryce Harrington <bryce@canonical.com>
Date: Thu Dec 11 09:38:27 2008 +0800
Pipe-A quirk for HP 2730p (bug #18852)
commit 6c4e134a1a30785c2e5c6d57b21fde54a2dd3413
Author: Bryce Harrington <bryce@canonical.com>
Date: Thu Dec 11 09:34:15 2008 +0800
PipeA quirk for Quanta/W251U (launchpad bug #244242)
commit 1e974ff6b8446ecd64677b3c9aba60ca850923cc
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Dec 10 10:54:31 2008 +0800
Try to always probe SDVOC on 965G/965GM
Detect bit of SDVOC is reserved on 965G/965GM, instead of ignore SDVOC
this trys to always probe it on these chipsets.
commit f5f67e1b54e67b4bfc3db3482b2693211be81d63
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Dec 10 10:36:07 2008 +0800
bug #17395: Quirk CRT for Sony VGC-LT71DB
commit d8b764fbd27dc9c8b28386093931b8d38855bd19
Author: Keith Packard <keithp@keithp.com>
Date: Tue Dec 9 21:51:14 2008 -0800
Add RandR 1.3 panning support by supporting the crtc set_origin function
RandR 1.3 panning support can use the regular mode setting interface, but
that's really slow. Providing set_origin makes it nice and snappy.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 4d7a95959d8223aec41550eb19f60b3edd7210a1
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Dec 9 19:48:11 2008 +0800
Try to add LVDS detect support
This one trys to use lid status for LVDS detect,
which works when internal panel is not used as primary
display alone, or there's no internal panel at all.
ACPI button driver's lid state interface is preferred,
and SWF state is also checked if ACPI method failed.
commit 0fe61b0b7e3bbe8ced1b0ad2be72c438d200c64b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Dec 9 19:19:58 2008 +0800
Remove Cappuccino SlimPRO SP625F 855GM LVDS quirk
It breaks bug #18462 on IBM 855GM with same subdevice ids.
commit bea98cdfd93fc1181a06c51e57fcab227ff4827e
Author: Carl Worth <cworth@cworth.org>
Date: Fri Dec 5 15:42:53 2008 -0800
Set vertex_buffer_bo to NULL after unreference.
Which is just being tidy. We initially were looking at this code
path due to a report of a crash on server shutdown which started
after this unreference call was added. Setting this to NULL
apparently didn't avoid the crash, but it's a good thing to do
regardless.
commit ce7efc2e3676c8f80206415480dda91e5e021396
Author: Carl Worth <cworth@cworth.org>
Date: Thu Dec 4 11:41:02 2008 -0800
Don't smash fixed_mode if skip_panel_detect is set.
Without this change, setting LVDSFixedMode to false is not effective
as i830_bios_init calls i830_parse_panel_data which in turns sets
a fixed_mode. To fix this we still call parse_panel_data to set
the various lvds_options but we return before setting fixed_mode.
commit e8b95efbf5d9c3a5b75b2bb8b5b51844b5fcdfbc
Author: Carl Worth <cworth@cworth.org>
Date: Wed Dec 3 13:49:52 2008 -0800
i965: Add batch_flush_notify hook to create new vertex-buffer bo
This avoids mapping a buffer object which is being referenced
by a batch that has already been flushed, (which is a terribly
expensive operation).
On my machine this brings the performance of x11perf -aa10text
from 85k back to 150k, (where it was before a recent kernel
upgrade). Also, before this patch, when I used my X server
actively performance would drop as low as 15k---hopefully that
bug is gone with this change.
commit 768f317cf0da4cd6682af2e71e71c3e130e05182
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Dec 8 10:33:13 2008 +0800
Fix DRI2 compiling warning
commit 95596f51503bb468364719aec9083d59999e34b7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Dec 8 10:30:12 2008 +0800
Fix TV compiling warning
commit c47b6d1def917fad5ad2b5a3e4167edfd354f2c8
Author: Kristian Høgsberg <krh@redhat.com>
Date: Sat Dec 6 21:20:52 2008 -0500
Make sure DRI/DRI2 can initialize properly with KMS.
commit 70af658d4e94cc372f9e9c831611f70b3c1cecab
Author: Kristian Høgsberg <krh@redhat.com>
Date: Sat Dec 6 19:19:21 2008 -0500
Simplify crtc preinit a bit.
commit 3ad9c9a82d7b359b9b711070628e6ff07a2aa9f7
Author: Kristian Høgsberg <krh@redhat.com>
Date: Sat Dec 6 19:17:39 2008 -0500
Fix KMS compilation.
commit 2e3c098c5ed9a8451713dc754a5f086992249336
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 5 12:21:53 2008 -0800
uxa: Reject solid/copy to under-8bpp destinations.
EXA wouldn't create pixmaps for under-8bpp, but UXA does. Fixes
mis-rendering in xfwm, evolution message compose, firefox link
drag'n'drop, and I'm sure more. Big thanks to Pierre Willenbrock for
debugging the issue!
Bug #18050
commit 261c20a479f6ec1e94c2ba801323072227cc3ade
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 5 12:13:26 2008 -0800
uxa: Add in EnableDisableFBAccess handling like examodule.c did.
This fixes assertion failures when rendering text while VT switched.
commit caecd6031e416705b1f0a7051535211feaebdedd
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 15:18:08 2008 -0800
Remove the extra memory allocation for 965 video state now that it's all in BOs.
commit 48c113ade26d5ad64999cd5cc288495c10e02fc4
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 15:10:49 2008 -0800
Emit proper relocations to pixmaps in BOs in i965 video.
commit ae2cd8b75e41393e072e27064ecefecf1aa1bc6c
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 15:02:12 2008 -0800
Move i965 video surface state and binding table to BOs.
commit 1b3c3c9d79305abe1785fdaef26a950dafa8890f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 14:30:56 2008 -0800
Move i965 video vertex data to BOs.
This eliminates extra syncing when clipping is involved.
commit 84825972597042f0aa6784594dace96be96a0234
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 14:26:09 2008 -0800
Move remaining i965 video programs to BOs.
commit 40671132cb3732728703c6444f4577467fa9223f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 14:20:21 2008 -0800
Move i965 video wm and sampler state to BOs.
commit 48803eb7463ad14f3109f67fcf4ccff4362baaa2
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 13:22:12 2008 -0800
Stop allocating unused scratch space for i965 video.
commit f3fe46b557a4dd7e212c2790fb47142d375c1c75
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 13:18:06 2008 -0800
Move i965 video vs/sf state to BOs.
commit 4b9d3eac57a972c055c4acd7a10dfe8aa918131c
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 13:11:13 2008 -0800
Move i965 video cc state to BOs.
commit 176e92d89fdfb199780014722feab6ac25836dcc
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 12:53:37 2008 -0800
Move I965DisplayVideoTextured unit state setup to separate functions.
commit 61929f4c641e2ecb145ad2b22f7092d40e31ae6d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 11:44:35 2008 -0800
Move I965DisplayVideoTextured surface/sampler setup to separate functions.
commit 73d03cb93ca761ee555b87558882e26bd2f10d91
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 4 11:37:38 2008 -0800
Move debug code for I965DisplayVideoTextured to separate functions.
commit df01d8f0791bd825c96d9d5e20313d5ffcfeb532
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 4 16:11:33 2008 +0800
Change master version to 2.6.99.1
commit b156b3165e1aae5df0353737d0335ac2e653f5fd
Author: Julien Cristau <jcristau@debian.org>
Date: Wed Dec 3 04:35:38 2008 +0100
Don't unconditionally define DRI2
xorg-server.h will define it if the server has dri2 support.
commit 8d7cbab267e8fbcb2fcf90b18346b60607277266
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 4 18:43:03 2008 +0800
Fix maxium backlight level restored issue
The origin check for bring back max value for '0'
backlight level is ok for legacy or combo control method
as '0' mostly doesn't act in ideal lowest level. But it
breaks in using kernel control method which should provide
a reasonable backlight range.
This is tested fine on T61 with thinkpad_acpi module.
commit 32e7d47925b445a85847d77651b258e117aaaffe
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 4 09:24:31 2008 +0800
Disable XvMC on DRI2 for now
commit 293f6232c6c0ce12802a2123edfab4551d25e266
Author: Dave Airlie <airlied@linux.ie>
Date: Wed Dec 3 16:51:25 2008 -0800
uxa: don't call composite routines with no buffer.
We can get a case with gnome-terminal + links, where we get two arrays
of glyphs all with 0 width and 0 heights in them. If this happens
we manage to get to this case without any buffer setup and segfault.
(cherry picked from commit 717c7492a0f6ba3fb3eabda33515881eef314155)
commit 457a680afd0d8f835131ea72be0c3c618c2892c7
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 3 13:17:26 2008 -0800
Enable tiling for DRI2 back/depth buffers.
This results in allocation overhead for small (8x8-128x128 or so) pixmaps with
DRI2, but we're interested in looking at tiling them in general in the near
future, anyway.
commit b662ecccb5c036fcc4aa19026642bde0a1ca2ac8
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 3 10:50:33 2008 -0800
Re-enable composite accel on 965 with UXA.
This was blocked on getting 965 render aware of BO pixmaps, which is happily
now the case.
commit d426f799f541cb32fab134f2af068c6cd31923d9
Author: Paulo Cesar Pereira de Andrade <pcpa@mandriva.com.br>
Date: Wed Dec 3 14:59:21 2008 -0200
Include <X11/Xfuncproto.h> prior to including "edid.h" from the sdk.
commit 07f5a8223187c1abc79c104d2fa5859a54cecd30
Author: Robert Lowery <rglowery@exemail.com.au>
Date: Wed Dec 3 09:48:23 2008 +0800
TV: add support to set TV margins in xorg.conf
commit 00ae7a571b6413aa2530e4f1310f8f4646631946
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 2 13:08:23 2008 -0800
UXA: Add support for tiled front/back/depth by cutting over to the GTT map.
commit 34d54db945c67a2fee0a38cc9eafc463b8413669
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 2 13:01:56 2008 -0800
Remove DRI_MM defines which are always true now.
commit f7540df184a75a749cabcfa2da8974d3d0714ea6
Merge: 5f34702 ee87f7b
Author: Keith Packard <keithp@keithp.com>
Date: Mon Dec 1 19:06:09 2008 -0800
Merge commit 'origin/dri2'
commit 5f347020a52b583e19d333361ea7bf2591255899
Author: Paulo Cesar Pereira de Andrade <pcpa@mandriva.com.br>
Date: Sat Nov 29 02:35:59 2008 -0200
Export libIntelXvMC and libI80XvMC symbols.
This is a side effect of adding the visibility flags to XORG_CFLAGS.
commit ec7fd3d1b477928f9bffde1a72d7f3fdea89e629
Merge: d978cd4 baec75a
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Nov 27 10:48:09 2008 +0800
Merge branch '965-xvmc'
Conflicts:
src/common.h
src/i830_hwmc.c
src/i830_video.c
commit d978cd4b453ea588ed2fc2f2cb4ec26856fe00d4
Author: Wu Fengguang <wfg@linux.intel.com>
Date: Thu Nov 20 00:47:25 2008 -0800
refresh batch_bo reference after intel_batch_flush()
The call into intel_batch_flush() will invalidate the pI830->batch_bo
stored in bo_table[0]. Fix it by re-read the refreshed value.
Signed-off-by: Wu Fengguang <wfg@linux.intel.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit ee87f7becc2138348ec0d948829db6e86cee86da
Merge: 3dd7f0f a5b1e62
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Nov 12 16:40:37 2008 -0500
Merge commit 'origin/master' into dri2
Conflicts:
src/i830_dri.c
src/i830_driver.c
src/i830_memory.c
commit 30c29627c859f1f6780aa652d6de4fa985b63dd0
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Nov 13 12:35:02 2008 -0800
Make sure DRM library paths are included
We need @DRM_LIBS@ in order to find drm_intel if installed in a
non-standard path.
commit 42ec6938bdea3a5b065a4248fdca5f031415191e
Author: Ma Ling <ling.ma@intel.com>
Date: Fri Nov 7 14:23:41 2008 +0800
enable Intel G35 SDVO HDMI audio output
Set the SDVO_AUDIO_ENABLE bit to enable SDVO HDMI audio output of the
Intel G35 chipset.
Signed-off-by: Ma Ling <ling.ma@intel.com>
Signed-off-by: Wu Fengguang <wfg@linux.intel.com>
commit 42b3903c3fda95a7c536cb957d8163d8dc54a9a1
Author: Wu Fengguang <wfg@linux.intel.com>
Date: Fri Nov 7 14:23:40 2008 +0800
enable Intel G45 integrated HDMI audio output
Enable audio output for the integrated HDMI of Intel G45 chipset
by introducing the SDVO_AUDIO_ENABLE bit.
Signed-off-by: Wu Fengguang <wfg@linux.intel.com>
commit 293f4a8b6d1ca8a47d14c4d4b5904b85a8167e12
Author: Wu Fengguang <wfg@linux.intel.com>
Date: Thu Nov 13 09:50:37 2008 +0800
introduce i830_hdmi_priv.has_hdmi_sink
HDMI is compatible with DVI, and we've seen many boards that
use HDMI port for DVI output.
So Zhenyu proposed this flag: i830_hdmi_priv.has_hdmi_sink
to indicate the presence of HDMI capable monitors.
Signed-off-by: Wu Fengguang <wfg@linux.intel.com>
commit 667923559219429b0c5fec12a0164f7eba1f8f2d
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Nov 11 12:55:06 2008 -0800
Default to FULL_ASPECT panel fitting
Now that 8xx is fixed, we should be able to preserve aspect ratio by
default.
Fixes fdo bz #18033.
commit 65cd0fbb018b2c18f1571dc0924c7d92eaf794ad
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Nov 11 09:36:50 2008 +0800
TV: fix contrast and saturation for 915/945G
915/945G uses exponent-mantissa format instead of
fixed-point format on 965G.
commit a5b1e62337d4e8840347bb186db48697f0690a19
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 7 16:06:26 2008 +0800
quirk LVDS on Asus Eee box
Reported by Yang Sheng <sheng.yang@intel.com>
commit 9942cfa6dcc70a09ea38f738b1e73e3f005080b9
Author: Keith Packard <keithp@keithp.com>
Date: Thu Nov 6 15:04:27 2008 -0800
Use long crt hotplug activation time on GM45.
The GM45 b-spec requires the use of the longer hotplug activation period,
but does not require looping twice over the detection logic. With this
patch, CRT detection appears solid on my GM45.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 226efa7c74c0ed8a7b974a3727c5d7322c8ef815
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 29 22:41:20 2008 +0800
TV: subcarrier fix for NTSC and PAL
Using subcarrier DDA values from spec give more close result to
standard frequency.
commit 3651341292d90b7ded4c3f013bcb0f46537a113a
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 29 20:41:46 2008 +0800
TV: fix timing parameters for PAL, 480p, 1080i
commit b404afb755b608b02bcf0be1f8fe8a38d3d7bc1e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 29 20:32:18 2008 +0800
TV: save serveral TV_CTL register fields in mode set
Driver should keep those fields according with spec.
commit 2ae91f0ffdadfb393d526b94e21914a31aa14232
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 29 20:26:44 2008 +0800
TV: fix default contrast and saturation modifier
Color knobs was set with higher modifier which caused strong color
on TV screen. Setting fixed point modifier to default 1.0 makes picture
on TV look nicer.
commit c4cab00ef7f57fc27776f53263aacec2edf6f959
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 29 20:26:03 2008 +0800
TV: white space cleanup
commit b130f94f26111e1a12ce869292915504588d0369
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 6 10:14:00 2008 +0800
SDVO: fix more command definition errors
commit 3ab979da5c867fb862e33a80b973a35d56d56a55
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Nov 3 16:05:28 2008 +0800
SDVO: add command for set monitor power state
SDVO encoder power state must be higher than monitor's state.
This only adds command and doesn't enable monitor power state
setting yet.
commit f558a4972d1cca03785da025170259c61541ee63
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Nov 3 16:01:40 2008 +0800
SDVO: add GetScaledHDTVResolutionSupport command
commit cd8cbff5d7921d2f4fdac106c3d54414310af94d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Nov 3 15:20:18 2008 +0800
SDVO: fix sdvo tv format and sdtv resolution request/reply definition
commit 61672b8c458ecf449138c51aeb12cf24dbbd59d9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Nov 3 14:59:53 2008 +0800
SDVO: add HDMI audio encrypt change bit for GetInterruptEventSource command
commit 45fb04474d0e67643a633dcc3aeb4efe7fd71ea1
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Nov 3 14:51:14 2008 +0800
SDVO: fix wrong order of sdvo version's major/minor
commit 5cbf1e72711e906b5309694045b56933e14dca06
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 6 09:46:54 2008 +0800
Make IS_GM45 into IS_G4X define
Those are identical that using one define is much clear.
And it can also apply fixes for GM45 too, which is missing with
origin define.
commit 78b6cff3b6ec9513ede3e71d81a828967e6c0068
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 5 14:39:19 2008 -0800
i965: Support render acceleration with pixmaps in BOs.
This required reordering the relocation emits for surface/binding table
so that we didn't add new relocations to things that had already been
relocated at (the check_aperture requirement).
commit 801f0eac4f7b0071ed21eb9c68c5a951e1cc409a
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 5 13:29:39 2008 -0800
Make I830FALLBACK debugging a runtime instead of compile-time option.
commit d828b0802c939cb12664db4dd157a4944a4db01b
Author: Maxim Levitsky <maximlevitsky at gmail.com>
Date: Wed Nov 5 13:47:09 2008 -0800
Add an option to make the overlay be the first XV adaptor.
commit 040d9bf9d8748d1ed8f977a6356d198def978b51
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 30 13:55:07 2008 -0700
Remove the CheckDevices timer.
This was an early attempt to support display switch hotkey. It never really
worked, as the events didn't show up when they should. It also cost a wakeup
every second to check just in case, instead of taking an interrupt like we can
now using ACPI. Additionally, some machines apparently get stuck with the
event set and end up DDCing checking for new devices every second and
smashing your video modes.
commit 08914cceda6c57530023cdcdb5ad7e4024f36a6e
Author: Carl Worth <cworth@cworth.org>
Date: Thu Oct 30 16:46:06 2008 -0700
Use buffer objects for binding table and surface-state objects.
Instead of having a static array for these and doing an ugly sync
everytime we recycle the array, we now simply allocate short-lived
buffer objects for this dynamic state. The dri layer, in turn, can
take care of efficiently reusing objects as necessary.
On a GM965 this change was tested to improve the performance of
x11perf -aa10text from roughly 120000 to 154000 glyphs/sec.
commit 47cc3d79da8174ba30ca130b0fb6c7d9c871caed
Author: Carl Worth <cworth@cworth.org>
Date: Thu Oct 30 16:53:57 2008 -0700
Unreference the vertex_buffer_bo in gen4_render_state_cleanup
This avoids leaking one buffer object.
commit 88700acf30f9eab8f96c197c7d113ce38c0af6e7
Author: Carl Worth <cworth@cworth.org>
Date: Mon Oct 27 14:23:02 2008 -0700
Rename gen4_dynamic_state to gen4_vertex_buffer
We don't actually plan to put any other data in this structure, so it
doesn't make sense to have a generic name, (since we'll only be using
it for our vertex buffer).
commit 9e95722763e2379d14a6b46c3750a44713da5135
Author: Carl Worth <cworth@cworth.org>
Date: Thu Oct 23 15:43:19 2008 -0700
965: Move composite setup to new _emit_batch_header_for_composite
This function is the new name for _allocate_dynamic_state now that
it also emits everything to the batch necessary for setting up a
composite operation. This happens in prepare_composite() every
time and in composite() whenever our vertex buffer fills up.
It's not yet strictly necessary to be redoing this setup in
composite() but it will be soon when the setup starts referring
to buffer objects for surface state and binding table. This
move prepares for that.
commit fcb2a5a1253c505913e66b08107c0a9f57b07bad
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 22 17:12:47 2008 -0700
Use buffer object for vertex buffer (in new gen4_dynamic_state)
This begins the process of separating the dynamic data from the
static data, (still to move are the surface state and binding
table objects). The new dynamic_state is stored in a buffer
object, so this patch restores the buffer-object-for-vertex-buffer
functionality originally in commit 1abf4d3a7a and later reverted
in 5c9a62a29f.
A notable difference is that this time we actually do use
check_aperture_space to ensure things will fit, (assuming
there's a non-empty implementation under that).
commit 7e68786cf746b6b984b184080578db1947b268ed
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Oct 30 13:40:23 2008 -0700
Don't modify render standby if kernel mode setting is active
Since we can't bang on registers directly in that case.
commit 87ea531c5dc5b39809395b277c330854aaaaf019
Author: Adam Jackson <ajax@redhat.com>
Date: Fri Oct 24 14:47:27 2008 -0400
Quirk: No LVDS on Dell Studio Hybrid
commit 4d5360b1f3666bca4ed44c7f1b9217b8157c74b9
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 22 16:17:39 2008 -0700
Use consistent idiom for obtaining static_state
This doesn't make any difference, but it's cleaner to have
each function follow the same idiom for obtaining these pointers.
commit 36fc53d068673497e77796ba69e010d08c359447
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 22 15:45:51 2008 -0700
Rename state_base_offset to static_state_offset in gen4_static_state_init
More cleanup here, and again no functional change.
commit 8fda7df0071046d057eeaf74328668b227af52a9
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 22 15:28:24 2008 -0700
Rename gen4_state_init to gen4_static_state_init
This follows naturally from the structure rename.
Also we make things less muddled by having this function
actually accept a pointer to a gen4_static_state_t rather
than a gen4_state_t, (and then fetching the desired pointer
out from that).
Again, no intended change in functionality here.
commit acba4238116f2ead7be88d49c4c56c7cd6d7f3b8
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 22 15:12:57 2008 -0700
Rename gen4_state_t to gen4_static_state_t
It doesn't contain only static data yet, but it will soon, so
this renaming prepares for that. Also, this helps make things
more clear between gen4_render_state_t and gen4_state_t which
were muddled before, (particularly because the corresponding
identifiers were render_state and card_state). The card_state
identifier is now known as static_state which should be less
confusing.
This change is strictly search-and-replace with no functional
changes.
commit c6550fa53d92c21dc677b86ebcd528a4ac640764
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 22 14:51:42 2008 -0700
Ignore intel_gtt binary
We simply forgot to add this to .gitignore when it was created.
commit ee3df629eaa388f09bec33ad04d443359d63ea7f
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Oct 20 18:46:49 2008 -0700
Default kernel mode setting to off, add configure flag to enable
Should help avoid unpleasantness.
commit 55cb65c6fdcf932d09e97abfa5374ee574676798
Author: Eric Anholt <eric@anholt.net>
Date: Sun Oct 19 21:22:37 2008 -0700
Enable Option "Legacy3D" for 965 as well, and clarify both the docs and code.
Signed-off-by: Eric Anholt <eric@anholt.net>
Acked-by: Keith Packard <keithp@keithp.com>
commit 28bb056f8cd326770590157412835318863b4134
Author: Keith Packard <keithp@keithp.com>
Date: Sat Oct 18 19:37:09 2008 -0700
Use pipes, not planes for sarea geometry data
Vblank in the kernel is far simpler if it deals with pipes instead of
planes, so we're changing both user and kernel side. This is the user mode
side. This fixes both i830_crtc_dpms and i830PipeSetBase, the two functions
which copy geometry from the crtc to the sarea.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 546e2aca5b8b5d9f486d119ea2872ccd2b056054
Author: Keith Packard <keithp@keithp.com>
Date: Tue Oct 14 14:38:05 2008 -0700
Reduce incidence of MI_FLUSH usage.
This tracks whether the last command in each batch is an MI_FLUSH command
and avoids appending another MI_FLUSH in the non-GEM cases.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 9b91cdf7ac88982880c887ffb0811c92157a7945
Author: Keith Packard <keithp@keithp.com>
Date: Sun Oct 19 14:24:46 2008 -0700
No need to check for drmCommandWriteRead; we link against libdrm
My checks for DRM enabled were a bit too extensive; drmCommandWriteRead is
part of libdrm which the driver is always linked against. Only the symbols
in the DRI module need to be checked here.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit c25437a69490b09acff335a81a38aa540f0822f5
Author: Keith Packard <keithp@keithp.com>
Date: Sun Oct 19 13:39:04 2008 -0700
Remove accidental 'return;' left at the top of I830DRIInitBuffers
I was testing the behaviour of the XAA-based DRI buffer drawing code for
tiled buffers and accidentally left I830DRIInitBuffers disabled.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ae224be27bb4432f25dae851debea6966bf31261
Author: Keith Packard <keithp@keithp.com>
Date: Tue Oct 14 14:35:36 2008 -0700
Check for DRI module before initializing GEM mm
GEM requires the DRI extension module currently, so make sure that is loaded
(by checking for the DRIQueryVersion symbol) before trying to call it. This
allows the server to start with the DRI extension disabled.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit 7ddea0447c8972104d43cd7966f5ce89b4cca20c
Author: Keith Packard <keithp@keithp.com>
Date: Fri Oct 17 00:07:09 2008 -0700
Handle differently tiled front/back/depth/third in DRI window management
When moving or clearing the extra buffer contents associated with DRI
windows, the XAA code needs to see which buffer is being manipulated in the
Setup functions to program the tiling values correctly. Calling
I830SelectBuffer and not then calling I830Setup... would result in mis-tiled
rendering.
Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit c946383afc644ae7740e3c3146424fdd86c05285
Author: Keith Packard <keithp@keithp.com>
Date: Fri Oct 17 00:07:08 2008 -0700
XAA tiling support was mis-computing adjusted pitch (>>4 instead of >>2)
This may well explain why XAA never worked well on tiled front buffers;
tiled buffers require a different pitch programming on 965 than non-tiled
buffers, in dwords rather than bytes.
Signed-off-by: Keith Packard <keithp@keithp.com>
Signed-off-by: Eric Anholt <eric@anholt.net>
commit 871728a0cbba12579c830e67020cc0c69c1611bb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Oct 16 10:35:17 2008 +0800
Don't handle irq in GEM mode
commit 2419bce9efbff63529074e64af5ec5c2e62e368b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Oct 16 10:28:16 2008 +0800
Make GTT dumper work on other 9XX chips
commit 986c8df79e83c369655ad786a6bf6342b53c535d
Author: Adam Jackson <ajax@nwnk.net>
Date: Thu Oct 16 10:24:04 2008 +0800
Fix Mac mini crash in DDC mode probe
SDVO on Mac mini trys to get EDID from CRT port, which
failed with recent DVI-I change.
commit 6707371176147340fabc9ab6f1e3d6d5ac980662
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 15 08:12:11 2008 -0700
Remove gratuitous flushing in EXA after solid operations.
This snuck in with the UXA rename commit.
commit 3dd7f0f9423bb891bc99cd3b77dc3d57e057a7ef
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Oct 14 23:57:10 2008 -0400
Update to DRI2 changes.
Implement DRI2CopyRegion and provide drm device filename to DRI2 module.
commit 282f51c3f0e5bc2cedd2f60f458ca2662290d471
Merge: 8a54e3b 4dd0068
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Oct 14 23:13:40 2008 -0400
Merge commit 'origin/master' into HEAD
commit 4dd00681dd0f9fce8dfd4592b46418edbbd2eeb4
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 14 11:33:33 2008 -0700
Fix broken stolen memory counting on G4X.
On the GM45 we were assuming too little stolen memory (mostly harmless,
except when it wasn't, until the AGP fix), and on the G45 we were assuming too
much stolen memory, which was quite harmful when we touched the page that
didn't get mapped.
Future stolen memory accounting should use src/reg_dumper/intel_gtt before and
after enabling AGP on the chipset to confirm that only the GTT entries not
mapped to stolen are replaced, and that all of the unmapped GTT entries are
replaced with the constant scratch page.
commit e7e49bed7e254256f8cc0d4afcdfadc6dadf19e6
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 14 10:38:05 2008 -0700
Add a GTT dumper for G4x debugging.
commit 1c6ea4ab4772453da915306045add8d147d567f2
Author: Julien Cristau <jcristau@debian.org>
Date: Sun Oct 12 15:10:22 2008 +0200
Typo fix
Reported by Tomas Carnecky on IRC
commit 6cb4150160bb1e1365773561fb53294ad9248a0e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Sun Oct 12 08:07:44 2008 +0800
Bug #17892: Fix possible crash in CRT probe
Introduced in patch for DVI-I CRT probe, if no EDID
CRT monitor is connected, origin code destroys default
DDC bus which causes crash in later get_modes call.
Change it to setup and destroy DDC bus as needed in
get_modes, so we always reprobe and get current state.
commit 140451abb41fbd68d5aac4736c1cf1ec2805dd9e
Author: Keith Packard <keithp@keithp.com>
Date: Thu Oct 9 18:18:34 2008 -0700
For non-DRM, add NOOPs after BATCH_BUFFER_START to verify completion
In non-DRM mode, the driver waits for the hardware by checking the ring
pointers; when the ring is empty, it assumes the hardware is idle. However,
the hardware updates the ring pointers before executing a command, so if the
MI_BATCH_BUFFER_START is the last command in the ring, the driver will think
the hardware is idle while it may still be processing the contents of the
batch buffer. Placing NOOPs after the BATCH_BUFFER_START allows the driver
to know that the hardware has completed the batch buffer.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit d09d938bf26ea0c44352ff6e7a57ba43f4047fdb
Author: Keith Packard <keithp@keithp.com>
Date: Thu Oct 9 18:17:13 2008 -0700
i830 nondrm batch buffer insertion was missing ADVANCE_LP_RING() call
The ring commands to insert a batch buffer to the ring in i830 form were not
terminated by a call to ADVANCE_LP_RING(). This surely would have caused
chaos.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit d24010b7b3f2419beb40dc5ae1e8aeb3e04b5a93
Author: Carl Worth <cworth@cworth.org>
Date: Thu Oct 9 14:29:04 2008 -0700
Disable frame buffer compression by default for GM965.
We haven't found a way to make FBC work reliably with GM965 yet,
(it often fails to notice CPU writes). This appears to be a
specific problem with this device, (as we haven't gotten similar
bug reports for subsequent devices such as GM45). So FBC is
now disabled by default for GM965 but can still be enabled with
the FrameBufferCompression option for experimenting/debugging.
This resolves bug #16257:
[GM965 EXA] Frame-buffer compression broken for CPU writes (XPutImage)
https://bugs.freedesktop.org/show_bug.cgi?id=16257
commit 4128b01ec84ffa0f03c335c36738f383376d9381
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Oct 9 09:19:41 2008 +0800
Remove Lenovo T61 TV quirk
BIOS already says no integrated TV, and this quirk blocks TV
on R61i which has the same subdevice id as T61.
commit 74571363539426abeb0a1af11f3bb545d91ed6c2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 8 15:36:10 2008 +0800
Put forware VBIOS data parsing
i830_bios_init() is called too late after output init, which
makes bios data mostly useless, and caused all TV init fail as
tv_present flag is not set.
commit 111dd151dedf535464d638461f9485ec2939780e
Author: Lukas Hejtmanek <xhejtman@ics.muni.cz>
Date: Tue Oct 7 15:07:08 2008 +0200
Fix driver build against server master.
Broken by 3a4151b69daa478ac6edf042d604ee41e8429c0d
commit 3a4151b69daa478ac6edf042d604ee41e8429c0d
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 6 17:00:08 2008 -0700
Fix driver build against server 1.4.2.
This disables UXA and DRM modesetting pre-1.5, due to privates handling
issues.
commit 3621183cf4acef23414e8d69c34b1e587f52ec67
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 6 16:59:16 2008 -0700
Fix bios_reader build against old servers.
The server's pci_device structure ends up conflicting with libpciaccess's.
Just don't include the server structure for this non-server tool.
commit 080d36648f92d3b9a559e5458687fa82afab411f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 1 16:13:09 2008 -0700
Add support for RepeatPad and RepeatReflect to 915 and 830-class Render accel.
commit 5e04b5ad1b618655e201cbf1f5b2585aa6be0c17
Merge: 979bb10 260cbcf
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Oct 6 16:08:12 2008 -0700
Merge branch 'master' of ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 979bb109c6d76fe18b9e29f55afb2548f890bbfe
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Oct 6 16:05:46 2008 -0700
Document more VBIOS functionality
Document a few more VBT structures and comment on VBIOS communication a
bit. There should be enough there now for a sufficiently motivated
developer to start implementing support for hotkeys and other features
on pre-IGD OpRegion machines.
commit 260cbcfe61868175ba3e649ce07d43f57601f9be
Author: Carl Worth <cworth@cworth.org>
Date: Mon Oct 6 13:17:59 2008 -0700
Document and use 'legacy' border color mode
It's very convenient that the hardware supports this non-default
mode since it's exactly what is specified by the Render extension.
This provides a more efficient means of fixing bug #16820:
[EXA] Composition result in black for areas outside of source-surface bo
https://bugs.freedesktop.org/show_bug.cgi?id=16820
without the software fallback we had in the earlier fix,
(commit 76c9ece36e6400fd10f364ee330faea470e2da64 ).
commit 98ca9e2af1b0a67ed91e10cf661af70dfba44d43
Author: Carl Worth <cworth@cworth.org>
Date: Mon Oct 6 13:16:37 2008 -0700
Rename default_color to border_color
This is consistent with the documentation, (and just plain makes
more sense).
commit 175b30e3828266a89021c2439119545099d72715
Author: Carl Worth <cworth@cworth.org>
Date: Mon Oct 6 12:48:07 2008 -0700
Revert "Fallback to software for RepeatNone with transformed RGB-only pictures."
This reverts commit 76c9ece36e6400fd10f364ee330faea470e2da64.
We've learned a new technique that should let us avoid this fallback
to software. See following commit.
commit 21cce1998a10db520c390eb5061814867564c583
Author: Shuang He <shuang.he@intel.com>
Date: Mon Oct 6 09:48:21 2008 +0800
Fix a typo in G965 texture video code
commit 76c9ece36e6400fd10f364ee330faea470e2da64
Author: Carl Worth <cworth@cworth.org>
Date: Thu Oct 2 20:40:14 2008 -0700
Fallback to software for RepeatNone with transformed RGB-only pictures.
We wish it wouldn't, but the hardware ignores the alpha in the
BorderColor we set when the source picture format has no alpha
in it, (and it uses alpha of 1.0 where we want 0.0). For now,
fallback for these cases. This gives a correct result, but
obviously is not as fast as we would like.
This fixes bug #16820:
[EXA] Composition result in black for areas outside of source-surface bounds
https://bugs.freedesktop.org/show_bug.cgi?id=16820
commit f1dbc266ccfe26c6b9a272e40a5bbe9afaa4f2e0
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 2 14:45:12 2008 -0700
Work around libpciaccess reporting a 0 rom size by guessing.
I required the following patch on top of this to work around libpciaccess
brokenness. libpciaccess reports 0 rom size if there's no rom resource,
even if the rom file exists in sysfs.
commit 8304b405e0dc2f31fd2d2fd82e150ba502ab74e2
Author: Keith Packard <keithp@keithp.com>
Date: Mon Sep 29 17:37:28 2008 -0700
Eliminate INT10 call to get BIOS contents
libpciaccess (and the old X server PCI code as well) provides a function to
get the ROM contents. Code to use that was already present in the driver and
used if the INT10 function failed. Skip the INT10 and just use libpciaccess
as that eliminates several module loads and scary use of vm86.
Signed-off-by: Keith Packard <keithp@keithp.com>
commit ab2b70f831314f81a581bfb1e48d059a3a2b0b06
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 1 16:05:16 2008 -0700
Prefer repeatType field over using both repeat and repeatType.
Eric informed me that the repeat field exists only for backwards
compatibility with old drivers that weren't prepared for values
other than 0 or 1 here. Since we are, we can just ignore that
field and examine only repeatType. So the code's a (tiny) bit
simpler this way.
commit 128223ee9b7880e640056475462eca9a88415492
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 1 15:29:04 2008 -0700
Add support for RepeatPad and RepeatReflect.
It's quite simple to support these modes---we simply need to
turn on the support for them in the hardware.
These changes have been verified with the extend-pad and
extend-reflect tests in cairo's test suite. However, this
currently required using a custom-modified version of cairo.
The issue is that released versions of cairo, (and even
cairo master so far), don't pass RepeatPad and RepeatReflect
to Render, (due to various bugs and workarounds in cairo
and pixman). I do plan to fix those issues in cairo, so that
in a future release of cairo, (1.8.2 perhaps?), the cairo
test suite will usefully test these new repeat modes in our
driver.
commit b7279f1be1b913c1c6ee8ebfb95c97800217a821
Author: Carl Worth <cworth@cworth.org>
Date: Wed Oct 1 15:26:39 2008 -0700
Examine picture repeatType as well as repeat field.
The existing switch statement was switching on the Boolean
repeat field rather than the correct repeatType field. This
had not caused any problem before as only two possible repeat
values were supported (RepeatNone = 0 and RepeatNormal = 1)
so they were always the same as the repeat field.
Soon, however, we'll be supporting more repeat types, so we'll
need to switch on the correct value.
commit ffcbbb071f1cde90fe0dc4887a05dd66c0e66985
Merge: 1eb46d0 bf8a3ff
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 16:59:35 2008 -0700
Merge branch 'master' into xf86-video-intel-2.5-branch
commit bf8a3ffeaa4df9ecbad7abff9a44d714de2fa104
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 16:59:02 2008 -0700
Revert "Use -Werror by default"
This reverts commit f315e9d1ad92562195ce42b956d4be6b31e8a13e. The world
isn't ready for a warning free build.
commit 1eb46d055b147941fa529ac582c336a114f47892
Merge: 8408995 497b742
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 12:54:27 2008 -0700
Merge branch 'master' into xf86-video-intel-2.5-branch
commit 497b7420c4a76df553ed53322a390a1c754ce30c
Author: Olivier Fourdan <fourdan@xfce.org>
Date: Tue Sep 30 12:53:11 2008 -0700
Fix ordering of VGA vs. plane disable
From the Intel 965 Programmer’s Reference Manual, volume 3,
chapter 2.2.2 "Mode Switch Programming Sequence".
The disable sequence should be:
- Disable planes (VGA or hires)
- Disable pipe
- Disable VGA display in 0x71400 bit 31
This patch implements that order plus waits for a vblank at the end.
Fixes bug #17756.
commit a4568740ee296bc392843fd324d2a047e7862187
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 12:48:32 2008 -0700
Be more verbose about panel data in VBIOS dumper
Dump more panel data, including number of expected entries. Had to
refactor things a bit, but now each function should get size information
so further checking can be added more easily.
commit fa2586a40f20e73ec7420466638e8f595e0da987
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 12:46:20 2008 -0700
Use VBT LFP info pointers by default
On some machines it appears that the LFP info pointers give us more
accurate panel info than if we index into the LFP data table using the
panel type index. Early reports indicate that using the pointers
doesn't cause regressions, so switch to them by default to help 8xx
machines.
Fixes bug 17310 (and hopefully 17658 too).
commit f315e9d1ad92562195ce42b956d4be6b31e8a13e
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 12:07:52 2008 -0700
Use -Werror by default
commit f082e877d54dbafa437fd05e9c07e870cd513be9
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 30 12:06:46 2008 -0700
Work around gcc uninitialized variable warnings
GCC isn't smart enough to analyze the control flow and figure out that
these are false positives, but initializing them shouldn't hurt, so work
around it.
commit 836d24f2cc3836fbd1695cf1f88c2af975b4862c
Author: Keith Packard <keithp@keithp.com>
Date: Mon Sep 29 19:02:51 2008 -0700
Use uintptr_t instead of uint64_t to hold pointer value
commit baec75a56d91546443a2e04812face4997bc764b
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Sun Sep 28 11:18:40 2008 +0800
[965-xvmc] 965q indirect media data workaround
commit 11d304e99c0e11c28901ec28115d9c8b81a2b9cc
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Sun Sep 28 10:08:26 2008 +0800
Bug #16631: add option for SDVO force detect
Some ADD2 card doesn't get SDVO detect status setup right,
which disabled outputs on those cards. This adds a new
option "ForceSDVODetect" to probe all SDVO ports anyway.
commit 1cc15ba454fdf54a7dea9da066e0a023a4742fab
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Sep 26 10:01:52 2008 +0800
Render register clock gating disable fix on 4 series chipset
commit d6b2696f9ac14a81598e0147698209ad428fd45d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Sep 26 09:53:03 2008 +0800
Do force CRT detect sequence twice on 4 series chipset
commit d8a007b056e3d6c3e132ecac06368b21d2ac4123
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Sep 26 09:44:59 2008 +0800
Bug #16515: Fix VT switch with DVI on G45
On DVI, centered VGA mode is used instead of native mode VGA, and
PLL on pipe is used instead of VGA PLL setting. So make sure PLL
settled down in restore time.
commit a428892b76dba4c55e2ae28933d30e98d9fd646d
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Sep 23 12:36:11 2008 -0700
Update supported hardware list
commit 3c2f7d84785954eb91341f85abb175f299b2797d
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Sep 23 17:15:42 2008 +0800
[965-xvmc] IGD support
commit 08ab23bb87563517d5653bddf82763b5ef641bed
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Sep 23 14:57:18 2008 +0800
[965-xvmc] optimize, pack some payload
commit 8408995ffbf705aa0bc09ab72c58c2e31a4b70c3
Merge: d18b86a afa630b
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Sep 22 18:38:54 2008 -0700
Merge branch 'master' into xf86-video-intel-2.5-branch
commit afa630b448e5993850433c9f0b129758ec4d37b5
Author: Bryce Harrington <bryce@canonical.com>
Date: Mon Sep 22 18:38:35 2008 -0700
Add TV out quirk for HP Compaq nx6110
Adds a TV out quirk for HP Compaq nx6110. Fixes bz #17683.
commit 204a6281aa59e29027793ba5c84a5d9af7dc9e90
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Sep 22 18:38:03 2008 -0700
Revert "Add no TV out quirk for HP Compaq nx6110"
This reverts commit 6a46022df57d09109fc119fedce99c156715a4d4. It should have
been attributed to Bryce.
commit d18b86aa7fc9270e24ed9ea861ebbbbb54558fee
Merge: 9a7da65 6a46022
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Sep 22 18:03:39 2008 -0700
Merge branch 'master' into xf86-video-intel-2.5-branch
commit 6a46022df57d09109fc119fedce99c156715a4d4
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Sep 22 13:26:58 2008 -0700
Add no TV out quirk for HP Compaq nx6110
Hopefully we can fix the VBT parsing code so we don't need this, but for the
time being it seems necessary. Fixes bz #17683.
commit 10909d9b665864bda2b1654de009d556cd068726
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Sep 22 13:11:55 2008 -0700
Add Cappuccino SlimPRO SP625F to no LVDS quirks list
Looks like this platform might contain VBTs that indicate an LFP is present
even though it isn't. Intended to fix bz #11368.
commit 9a7da65e624060a37eef989963a9c79f13df30d3
Merge: 043b6e7 2f93cfb
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Sep 22 09:59:52 2008 -0700
Merge branch 'master' into xf86-video-intel-2.5-branch
commit 2f93cfbc7e96acc32efb5e1ca49b817a81cba6e3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Sep 19 15:20:55 2008 +0800
Fix output detection for DVI-I
For CRT this trys to probe all possible port for EDID and
detects got confirmed by EDID's d/a type bit.
For HDMI/DVI, also using EDID d/a type bit to ensure it should
handle the connect or not.
commit 1fbe4d602816c9dfc5fba917b9fdc257d8d025b0
Author: David Schleef <ds@schleef.org>
Date: Thu Sep 18 15:37:00 2008 +0800
Bug #17277: fix upscaling limit
Oh duh (i830_video.c):
/* Clamp dst width & height to 7x of src (overlay limit) */
if(drw_w > (src_w * 7))
drw_w = src_w * 7;
if(drw_h > (src_h * 7))
drw_h = src_h * 7;
The condition I see in the documentation appears to be src_h/drw_h < 8, that
is, src_h < 8*drw_h. It appears this was "fixed" incorrectly in e784e152.
It seems difficult to believe that this limitation would exist at all for the
texture unit.
commit bc36608e321e01a2be792688b4b734bb7c0667f7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Sep 18 10:42:33 2008 +0800
Check display stride limit when allocate front buffer
commit 043b6e71b83eb05339a6f8c4814e6941f8b9695a
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Tue Sep 16 13:21:43 2008 -0700
Move bufmgr init earlier so it's available at I830DRIDoMappings time.
Fixes a crash with non-GEM mode. Bug #17540.
(cherry picked from commit 62b75df84c893bf28e20014cf88ce45064611dc9)
commit 0a2d17f7c2ea9b695df1855aab4ccc519546d8e5
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Tue Sep 16 11:49:39 2008 -0700
Put back check for pI830->hw_status in setting hws in non-GEM mode.
Fixes crashes on non-GEM systems with physical hardware status page.
Bug #17540
(cherry picked from commit 188d58dac9a87b56dbc34ec219cd196928bbcf64)
commit 62b75df84c893bf28e20014cf88ce45064611dc9
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Tue Sep 16 13:21:43 2008 -0700
Move bufmgr init earlier so it's available at I830DRIDoMappings time.
Fixes a crash with non-GEM mode. Bug #17540.
commit 188d58dac9a87b56dbc34ec219cd196928bbcf64
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Tue Sep 16 11:49:39 2008 -0700
Put back check for pI830->hw_status in setting hws in non-GEM mode.
Fixes crashes on non-GEM systems with physical hardware status page.
Bug #17540
commit e2743a409a02978ca8e953dbbeeb96f61bbd5ce6
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Sep 12 14:22:48 2008 -0700
Only BO map render state if kernel mode setting is active
We'll probably end up doing this differently, but avoid this path for now.
commit 95b3e3a65a60aa264fbbfd141df980b534005264
Merge: 94a86fa ec17c88
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Sep 12 13:42:06 2008 -0700
Merge branch 'master' into xf86-video-intel-2.5-branch
Conflicts:
configure.ac - resolved version number conflict
commit 8a54e3be5c5057fe8e3c52c03401fdada7978c45
Author: Keith Packard <keithp@keithp.com>
Date: Fri Sep 12 12:47:13 2008 -0700
Fix mis-merge of DRI2 changes related to pI830->directRenderingType
The old code had a directRendering boolean, the new one has an enum. A bunch
of the merges failed to remove the '!' in front of the old name, breaking a
bunch of 'we don't have DRI' tests.
commit d8d95d8c71f2cd4bab277f44132ece7963714a5b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 11 16:11:46 2008 -0700
Fix build failures that should have been in the previous merge commit.
commit ec17c88a0ed7c9cf4ad68aa52a7a891946a1c0f4
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Sep 11 16:14:47 2008 +0800
Add support for G41 chipset
G41 is another 4 series chipset like G45/43.
commit f9c625e1e5ddfff06b38fdd4e596fd8eae5934d5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Sep 11 15:35:27 2008 +0800
Disable render standby
Render standby is known to cause possible hang issue on some
mobile chips, so always disable it.
commit 7e8eb6e20b6b1a2a3c1ef28f694fa23c68a15c48
Merge: fba9b5a 58a3817
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 10 14:10:26 2008 -0700
Merge branch 'master' into dri2
Conflicts:
src/i830_batchbuffer.c
src/i830_display.c
commit 58a3817305ef1455a11be6ead8a8521dfc5875c7
Author: Eric Anholt <eric@anholt.net>
Date: Tue Sep 9 11:02:49 2008 -0700
Track move of exec to bufmgr, and restoration of emit/wait funcs for non-drm.
commit f367334c6392a717f6cd2f4ed02200be1c6d356a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Sep 9 11:01:33 2008 -0700
Track the move of irq emit/wait to fake bufmgr.
commit 0b4f7b630312b148ce4e172cb7cd9f673751b2a3
Author: Eric Anholt <eric@anholt.net>
Date: Tue Sep 9 10:57:08 2008 -0700
Track move of bufmgr functions to libdrm_intel.
commit 0f804bfa1e1e972e9b4e3b7c8db61e9877c50f50
Author: Eric Anholt <eric@anholt.net>
Date: Tue Sep 9 19:17:05 2008 -0700
Bug #17446: Don't try to manage IRQs in GEM mode.
The kernel told us that it was already doing so, resulting in failure.
commit da63b5adec8555cc7b3e71f33933f4c9dd6f714e
Author: Eric Anholt <eric@anholt.net>
Date: Sun Aug 31 14:27:29 2008 -0700
Add some MCHBAR registers for debugging tile swizzling issues.
commit c7aaf0118baa34e583df5f1c29c9dab9a6af6eb7
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Sep 9 18:13:56 2008 +1000
mode: fix missing comma
commit b9ef0ed7d7b96eca6394cd0d367369ec511d1bcd
Author: Daniel Stone <daniel@fooishbar.org>
Date: Fri Sep 5 05:02:08 2008 +0300
i830: Fix timer leak
TimerCancel just cancels the timer: it still leaves the TimerRec intact and
unfreed.
commit fba9b5aff450d874ef98cafd3ecc0fd85f9597b5
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 3 16:49:07 2008 +0100
DRI2: Move pixmap pitch alignment for use with depth to pixmap create.
The previous location for pitch fixup would have only worked when depth was
used with the backbuffer, and no page flipping or other adventures occurred.
commit 71ec627c3a65cfc7bca7353af43c60b18e73230d
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 3 16:37:25 2008 +0100
DRI2: Emit the MI_FLUSH before flushing batch in swapbuffers.
Should fix issues with swapbuffers flushing to front buffer on 965.
commit daaefd173b4c98d0ebabd43352bfa3a030a62e4b
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 3 16:26:27 2008 +0100
UXA: Re-enable non-965 render.
commit 32bb5fc7db14911d0438aea1504e1551b2c9fc25
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 3 16:19:03 2008 +0100
Don't set up sarea or drm mappings in DRI2 mode.
commit 4a5e31138115f435be7f8f5999b1b2329a18d669
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Sep 3 16:18:23 2008 +0100
Fix broken test for DRI1 in DRI2 conversion.
commit fca7a4e9a5c73e1c129e94eeccf8fc795f729931
Author: Stefan Dirsch <sndirsch@suse.de>
Date: Wed Sep 3 15:32:11 2008 +0200
Pipe A force quirk for Toshiba Satellite A30.
commit 57ad9cc689724a2f3583eda862250eab0a6798d5
Author: Fabio <fabio.ped@libero.it>
Date: Mon Sep 1 13:33:50 2008 +0800
Man page patch to clarify meaning of VideoRam option with i810/i815
commit fd6a9ca5b59a868260eb91272091ea6169091737
Author: Kristian Høgsberg <krh@redhat.com>
Date: Fri Aug 8 15:36:35 2008 -0400
Add DRI2 support.
commit a1c802e4a0324386cf7370594a46354c89e3b646
Merge: 3733a1b 808b72f
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Aug 29 09:23:35 2008 -0700
Merge branch 'master' of ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 3733a1b54c95aa378f32577f9e996946e8e8e48c
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Aug 29 09:12:05 2008 -0700
Fix build when using kernel DRM headers
Unfortunate mismatch between kernel and DRM master headers.
Kernel:
typedef struct _drm_i915_batchbuffer { ... } drm_i915_batchbuffer_t;
DRM master:
typedef struct drm_i915_batchbuffer { ... } drm_i915_batchbuffer_t;
so use the typedef rather than the morphing structure name.
commit bd7ee7fcf51138d21da92a3d8cbaff49871d7188
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Fri Aug 29 11:57:46 2008 +0800
[965-xvmc] There is some issue with uv half pixel, remove it till fix
commit 973a5fb25652a97e28af03295d430a79557be756
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Fri Aug 29 10:59:17 2008 +0800
[965-xvmc] some shader optimize
commit e7379d1c48a522f137cf1a06a334748c88471946
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Aug 28 09:49:57 2008 +0800
[965-xvmc] half-pixel bug fix
commit be49ae6bd683ee9eb778f7ea937aaee4d72c51f0
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Aug 27 11:29:15 2008 +0800
[965-xvmc] add missing g4a file
commit e813b139b7c353a0930c3e00408700619d3949e4
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Aug 27 11:11:41 2008 +0800
[965-xvmc] support field prediction and dct type, optimize in GPU
commit 808b72f81454061c815321e51a9b9f925c4bf786
Author: Eamon Walsh <ewalsh@tycho.nsa.gov>
Date: Tue Aug 26 22:24:36 2008 -0400
Change uxa private keys to integer variables.
Prepares for a devPrivates system that will store an index.
commit 62ce9e8f9c8cc2014645d58f4249c496aebc36e8
Author: Eamon Walsh <ewalsh@tycho.nsa.gov>
Date: Tue Aug 26 22:23:06 2008 -0400
Remove unused exa_pixmap_key.
commit 087ade8e66cf7a34b8a96e1efe438099376cd896
Author: Robert Noland <rnoland@2hip.net>
Date: Tue Aug 26 16:35:07 2008 -0400
Fix typo in last commit
commit 6404ac178bf2c32a715a66e7fd6ab0184a05af36
Author: Robert Noland <rnoland@2hip.net>
Date: Tue Aug 26 15:09:47 2008 -0400
Check for drm before calling modeset ioctl.
commit c889198ab54336248a03050ad410254912d79bb7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Aug 26 10:12:21 2008 +0800
Fix X exit crash in NoAccel
NoAccel should still be needed for performance evaluation,
so don't crash me when exit.
commit 0929a191ae36473acb0244a818098e4acf26d675
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Aug 26 10:01:23 2008 +0800
Destroy bufmgr after allocation finish
Fixed X exit crash for me, allocation reset will
unreference bo which still requires bufmgr to be live.
commit 94a86fa51a931f0059ea17728f857ec92cec5b16
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 25 16:59:03 2008 -0700
Fix UXA build for distcheck
Was missing proper path info in CFLAGS.
commit 1c224f72d5f8fa8b6c4d9a6e06698f2462bb43b6
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 25 16:59:03 2008 -0700
Fix UXA build for distcheck
Was missing proper path info in CFLAGS.
commit 09a235af0f216052d3101b153c18be1fa75abf15
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 25 16:38:17 2008 -0700
Update version to 2.4.97 for first 2.5 test release
commit 8e3243b8e5549033aa2f901a3bdd882418f6a69b
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 25 16:37:34 2008 -0700
Update version to post-2.5
commit 7a5b090abc39c380955489bad5e46d1278f38fee
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 21 09:40:57 2008 -0700
Hide kernel mode setting EXA code behind XF86DRM_MODE
Prevents compiler warnings in the non-kms case.
commit 4937b98981923c599786f5007ab0580ad08e1909
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 21 09:39:33 2008 -0700
Fix compiler warnings in VBIOS utils
commit 08326827fdb8abecbff20c7b051537dbad433c40
Merge: 5af5041 0de8ca3
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 21 09:30:38 2008 -0700
Merge branch 'modesetting-gem'
commit 5af504166f14f4401818f3b7c27ac2ccba7b9ff5
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 20 15:06:36 2008 -0700
Don't disable planes in i830_update_dsparb
We need to program DSPARB with only one plane enabled at most, and that's
guaranteed to be the case when we're called during mode set, so just assert
that case but otherwise leave the planes alone to avoid flicker on active
displays during output detection for example.
Fixes bug #17050.
commit 7b6f4d22211d71480caf6335a3eacaacff369371
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 20 14:40:29 2008 -0700
Don't allocate a pipe for hotplug detection
It shouldn't be needed...
commit ba4a4b7887d5c2da21cadfeeed601eaec8515550
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 20 14:39:34 2008 -0700
Add more panel debugging info to register dump & vbios reader
commit 0de8ca36306c506356e82d500134b4eeb96a6080
Merge: f26bcb9 5eccb5e
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 20 12:11:00 2008 -0700
Merge branch 'master' into modesetting-gem
Conflicts:
configure.ac
commit 5eccb5ec7ea78b5800f98decd4216d39b9ebe5ec
Author: Julien Cristau <jcristau@debian.org>
Date: Wed Aug 20 15:33:59 2008 +0800
Don't skip the checks for DRI headers with --enable-dri
commit 1baebabc3af9f21a5b8084788ecd88dc66ce78de
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 16:02:55 2008 -0700
Add swf_dumper to .gitignore
commit f26bcb9cb879e2e9ee2b26c95438cf46286c0208
Merge: 67ab546 7a1cc48
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 15:53:18 2008 -0700
Merge branch 'master' into modesetting-gem
Conflicts:
src/i830_driver.c
commit 67ab5462527c5ed94ed073421b60e85a213ea267
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 15:46:52 2008 -0700
Use GTT mapping for EXA PrepareAccess function
Makes software fallbacks *much* faster.
commit 547cf774801bea2177d1224204f7de0dbf6baf3c
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 15:45:26 2008 -0700
Don't allocate EXA offscreen space if kernel mode setting is active
We'll use GEM alloc & free routines in that case.
commit 2ddd85f8aef5da1aebbfe9fab510858e7a41860d
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 15:41:41 2008 -0700
Bail out if kernel mode setting is active but DRI fails
commit 646bbdc4b6a7b887ee8f0e51fdff5d07c4586329
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 15:05:00 2008 -0700
Add quirk for pre-915s with working PFIT regs
The regs are undocumented, but on some machines they work fine, so add this
quirk to indicate it.
commit 7a1cc48276f974d04e1c5ef7c92d98fe5ae9d4fa
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 19 10:44:04 2008 -0700
Add VBIOS software flags dumper program
Still need to actually print all the flags & test on various platforms, but at
least the bits are documented now.
commit 385dc85881c56e218e7d17d7e1d022568aa29cfb
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Aug 19 16:27:12 2008 +0800
Fix from He Shuang(shuang.he@intel.com),
XvMCDestroyContext to check pointer valid
commit 3147fa775c7e2a933dc74af1372a3318e77d3218
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Aug 19 16:20:16 2008 +0800
Fix from He Shuang(shuang.he@intel.com),
XvMCDestroyContext to check pointer valid
commit 078a59dd48ed00a6512d155883956c18752da9ce
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 18 12:53:33 2008 -0700
Remove unused VBIOS flag defines
We just use the structure definitions now.
commit 7048141254b7c1948fe77b1742b463f8723610d8
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Mon Aug 18 12:51:31 2008 -0700
Pack bdb_general_definitions block
More correct & consistent with other definitions.
commit 0e6759bb6ad7293b6447bd20e3d7d8fdee46aba7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Aug 19 07:30:01 2008 +0800
Fix reverted LVDS bios capability dword definition
Issue found by Peter Clifton.
commit 76b5a7ff5c943cfaa254d2fd94b6397c91d1f8e6
Author: Shaohua Li <shaohua.li@intel.com>
Date: Mon Aug 18 11:13:20 2008 +0800
[PATCH] avoid duplicate mode set in lvds
xf86SetDesiredModes() already sets lvds to full mode. later when
xf86CrtcScreenInit() initialized randr12, i830_lvds_set_property will
recall xf86CrtcSetMode and set mode to full. This patch is to remove the
duplication. In my test, this can save about 0.2 - 0.4s x startup time.
commit b8ee31cd80a945d1fbbfc45234ffe34a109b5717
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Sat Aug 16 12:18:01 2008 -0700
Remove last TTM bits
Makes it build again with drm#modesetting-gem.
commit 6eb3e0f2f4e43e436029fc82e458ac8de1f94745
Author: Adam Jackson <ajax@redhat.com>
Date: Fri Aug 15 15:47:35 2008 -0400
Don't touch pScrn->monitor->DDC directly.
commit ed7269e0a377b3135b06cacecc59119f06958feb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Aug 15 10:10:43 2008 +0800
Always check and free driver private in LVDS destroy
commit f4cb9a135dca9279af8186a9b18bf62ef7351019
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Aug 15 10:02:44 2008 +0800
Make skip_panel_detect clear for its meaning
commit 22918f62c89a4314fb5d01c58f22fee5b9a15a27
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 14 16:02:37 2008 -0700
Fix pipe A force quirk
Last commit introduced a logic buglet, we went from (foo & BLAH) -> (!foo &
BLAH) rather than !(foo & BLAH), so fix it up to make my laptop work again.
commit c1687f9ca9ce7b52043272e877e070c810e6599f
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 14 15:48:02 2008 -0700
Map/unmap render state only when bo is available
Otherwise just use the GTT address.
commit 380c80712f78b3673b64ea07746a8e25e15fba8e
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 14 15:39:57 2008 -0700
Fixup AccelMethod kernel mode setting code
Allow UXA or EXA in the kernel mode setting case, defaulting to EXA.
commit 4475dfb541c988ad19b177e60f31f333e2fb3355
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Thu Aug 14 15:38:07 2008 -0700
Use pwrite for cursor updates
Don't open code map/memcpy/unmap, let libdrm do that for us if necessary.
commit cb217d4bfd941d0fa9ceae3e483dd1ca1d768e86
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 13 16:55:39 2008 -0700
Make EXA & UXA share bo getting function
Needed for proper acceleration & batch buffer handling.
commit 1ab7239b73a5e298cadaf44e5605cf05855f08e9
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 12 18:16:37 2008 -0700
Map gen4 render state buffer before initializing
commit 603f48e31b021c4dc0bbf7b5efbb2e68aeb421d5
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 12 18:04:08 2008 -0700
Don't set tiling (yet) if kernel mode setting is active
commit f744aa8d4b22374e1de6dda4facb673c3c428d4d
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 12 18:02:21 2008 -0700
Don't run old accel init code
Had the wrong logic. Throw in a couple of cleanups while we're there.
commit 2321c865f3da9fd321910236a92b32e0af1aa458
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 12 17:59:16 2008 -0700
Don't wait for ring if kernel mode setting is active
We won't have the ring mapped.
commit a1b334a4c8ae090744e802f8d41a36ea631d6c84
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 12 17:58:29 2008 -0700
Update DRM based modesetting support
Just a checkpoint, still needs a lot of work to properly handle resize, rotate
& cursor handling.
commit 5d78cf7cf0d23f60e6d61a92cbc2065b440027d3
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Tue Aug 12 17:56:59 2008 -0700
Add EXA pixmap management functions for kernel mode setting
Mostly pulled over from the old kernel modesetting code; a few updates were
necessary.
commit 9ec36e0c8bd8a4bd7c40569412fc1a21219b5af9
Author: Olivier Fourdan <ofourdan@redhat.com>
Date: Mon Aug 11 12:07:32 2008 -0400
Fix DPMS off in the presence of the pipe A quirk.
Still turn off the VGA plane, and also handle the DRI path at the end.
commit 445c2e9ef8fc1d49bbb03e07bf36e0339be16a80
Author: Olivier Fourdan <ofourdan@redhat.com>
Date: Mon Aug 11 11:30:51 2008 -0400
Apply pipe A quirk to 845 as well.
commit 915c370964d8dbab48ff24ede2c5e78e7b39132d
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon Aug 11 15:45:35 2008 +0800
[965-xvmc] some fixes for earlier 965 chips
commit 19ebdf1b24184c0a293a698d44c4e0571109d153
Author: root <root@cr-znh.(none)>
Date: Mon Aug 11 15:31:13 2008 +0800
[i965-xvmc] bypass copy when put image with xvmc
commit d592eabc806b752053ade3c18e9dd8e0f39b45a3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Aug 11 15:16:44 2008 +0800
Fix possible spurious interrupts in hotplug detect on 4 series chip
commit d0018a96064ee0adfe87c2d50c341bf7d2e45eb0
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Aug 11 15:16:09 2008 +0800
Disable display clock gating for 4 series chips
commit 173b909a71955997ed6366e70faebf63fe922a8e
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Aug 8 18:11:13 2008 -0700
Make it actually build the kernel stuff if possible
Fixup the kernel stuff to have a slightly better chance of working. Still need
to fixup the EXA pixmap functions.
commit fe90c0522f65f60c4c431787c889b7fb639ab61b
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 8 16:35:25 2008 -0700
Set lvds_ddc_mode before use to avoid a segfault on mac mini.
commit b1aef6f63c151dcb202fce869e4b80598b4b2052
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Fri Aug 8 11:54:18 2008 -0700
Initial port of kernel modesetting from old intel-kernelmode branch
Thanks airlied!
commit 91e7b93c12f612e41b04a2d6106ff29b53b22a43
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 7 11:02:19 2008 -0700
intel_idle: Instead if #if 0, add an ignore flag for unreliable INSTDONE bits.
This lets us produce a decent total value, and still show the unreliable bits
in case they aren't on your platform.
commit f9504eff31eb3c9c6c6b33dced9875866ff8307e
Merge: f911347 5c9a62a
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 6 12:40:47 2008 -0700
Merge branch 'drm-gem'
commit 5c9a62a29f62a9ecce37fae98cb01f8217eaba15
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Aug 6 12:39:03 2008 -0700
Revert "Switch to using a buffer object for the vertex buffer"
This reverts commit 1abf4d3a7a203ff5d6e5ceda29573e7fd69ddf8e.
Conflicts:
src/i965_render.c - flushing was removed, keep it that way
commit f91134795b545c8baebf218975b261c76a0e5873
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Aug 6 16:19:29 2008 +0800
Fix SDVO HDMI encoding detect (#16920)
Check return value of get supported encode command and current
encoding mode, which could be DVI or HDMI.
commit fc3e287e6b6db21b113aa40ec4d397802c067f8b
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 5 22:50:01 2008 -0700
[uxa] Remove unused pixmap size limits.
All size-related rendering limits should be managed by the driver in the
pixmap_is_offscreen call. There's no need for uxa to even know these values.
commit 68f0872db6ec4d5dc3b524ee08ecad0aa125acd9
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 5 22:36:03 2008 -0700
[uxa] Check xalloc returns and deal with failure
Failing xalloc in a rendering function means just dropping the drawing on
the floor (that's what we've always done).
commit 8f10bfb127bfe73d83d58f1f306fb9a4dfd825d6
Author: Keith Packard <keithp@keithp.com>
Date: Tue Aug 5 22:34:24 2008 -0700
Use EXA by default instead of UXA until we have GTT mapping
commit b2d058d80ccd08d9e02ef866ee7a95b58686f6a3
Author: Keith Packard <keithp@keithp.com>
Date: Mon Aug 4 23:43:13 2008 -0700
Rename uxa using _ instead of caps
commit fc4d9c55a7fa8001786c1e4da10f005406c57ece
Author: Keith Packard <keithp@keithp.com>
Date: Mon Aug 4 18:17:20 2008 -0700
Change PrepareAccess to take access mode rather than index
commit c155bb3cb17a3bd3b2e90be52cd1fc90147c4e17
Author: Keith Packard <keithp@keithp.com>
Date: Mon Aug 4 04:11:13 2008 -0700
Add batch flush in i830_uxa_prepare_access
commit 66706718553cd272eab6f817b5a059df3e0a4347
Author: Keith Packard <keithp@keithp.com>
Date: Mon Aug 4 04:10:21 2008 -0700
Add throttling
commit 12df8f40d2fb41f5446db1b49beeb442da18bee2
Author: Keith Packard <keithp@keithp.com>
Date: Mon Aug 4 01:43:44 2008 -0700
Use dri_bo for all object allocations, including pixmaps under uxa
commit 4cc20b7f6e25f4be4598f8edbe0077117126b4ee
Author: Keith Packard <keithp@keithp.com>
Date: Mon Aug 4 01:42:48 2008 -0700
Don't call sync on prepare_access -- just let the driver deal with it.
Let the driver do whatever sync is necessary from the prepare_access hook
rather than forcing a full sync.
commit b0b0998b5d52d105eb1e631f688aa8f1bd55ef39
Author: Keith Packard <keithp@keithp.com>
Date: Wed Jul 30 16:15:37 2008 -0700
Make EXA functions work for UXA as well
EXA and UXA have the same acceleration interface, but UXA doesn't provide
pixmap stride information as it doesn't manage pixmaps. Move all of that
into the driver structure so that the acceleration functions needn't
reference the EXA structure.
commit 59774e9aca2d743e82d616bb644d20ff6d60d492
Author: Keith Packard <keithp@keithp.com>
Date: Tue Jul 29 22:57:09 2008 -0700
Add UXA - the unified memory acceleration architecture.
This eliminates the cost of EXA migration management while providing full
pixmap allocation control to the driver. The goal is to make something
useful for UMA drivers.
commit a21d4794b6812ce05d08f06dc47b26c4fb1c1fef
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Tue Aug 5 13:37:38 2008 -0700
Reorganize VBIOS code
Make VBT parsing happen at driver init time rather than in each output init
function, to save time and better separate VBIOS code into i830_bios.[ch]. The
changes end up touching the output files due to field name changes, and allow
us to reorder & simplify our LFP mode detection code.
commit c2f0df4dc97c87539b66525a277c7d1e2c421f61
Merge: 4f1f308 750bd0b
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Tue Aug 5 13:03:46 2008 -0700
Merge branch 'drm-gem' of ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel into drm-gem
commit 4f1f30854260e18b8b9c4103eebbad5dcf729ce6
Merge: e9e6b47 2aaa207
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Tue Aug 5 13:02:47 2008 -0700
Merge branch 'master' into drm-gem
Conflicts:
src/i830_driver.c
commit 1a59cc6b9acf312de1755d67757bf7f1967342e4
Author: Julien Cristau <jcristau@debian.org>
Date: Mon Aug 4 12:18:12 2008 +0200
Fix up the HP Pavilion ze4944ea quirk
The chip is 855GM, not GM45.
commit 27e9506fda86e90fd67de1715fa32d23aaa8a683
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Thu Jul 31 20:02:21 2008 -0700
Man page typo fixes
commit da2eb83fb9a52291ea98f3285aee7bee2d55e0ca
Author: Jesse Barnes <jbarnes@eee.(none)>
Date: Thu Jul 31 19:21:36 2008 -0700
Update man page
Add example dual head config, add info on bug reporting.
commit 2aaa207db2cea03ba05c439b5074807689f2c5be
Merge: 2049ba2 76eb8e6
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Thu Jul 31 13:10:19 2008 -0700
Merge branch 'master' of ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
Conflicts:
src/i830_display.c
commit 2049ba211e7cdc383976c09f52c2b43acdd59481
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Thu Jul 31 13:07:20 2008 -0700
Update DSPARB while planes are still off
This avoids the flickering people reported in the 2.4.0 release.
commit 750bd0bde09adf956c17bbb49c5a6020f12e60a4
Author: Carl Worth <cworth@cworth.org>
Date: Tue Jul 29 15:22:39 2008 -0700
Call DRM_I915_GEM_THROTTLE from I830BlockHandler
This prevents the CPU from ridiculously outrunning the GPU.
commit a893f176dda0b64f7dadfda6bf0331240037851e
Author: Carl Worth <cworth@cworth.org>
Date: Fri Jul 25 15:56:35 2008 -0700
Add call to intel_bufmgr_gem_enable_reuse
This instructs GEM to reuse buffer objects and improves the
performance of my favorite 'x11perf -aa10text' from about
169k to about 188k glyphs/sec.
commit b3c1a148679a4d943e556f996ef6b9004f549a41
Author: Carl Worth <cworth@cworth.org>
Date: Fri Jul 25 15:18:28 2008 -0700
Eliminate unnecessary flush from i965_composite
This improves 'x11perf -aa10text' performance from ~144k to ~169k
commit 1abf4d3a7a203ff5d6e5ceda29573e7fd69ddf8e
Author: Carl Worth <cworth@cworth.org>
Date: Fri Jul 25 14:48:45 2008 -0700
Switch to using a buffer object for the vertex buffer
commit e5fab0b7681be06a5a3be4bbd769ba5c435e2128
Author: Carl Worth <cworth@cworth.org>
Date: Fri Jul 25 13:44:29 2008 -0700
Add OUT_RELOC macro and backing intel_batch_emit_reloc function
commit 76eb8e6f1f0c6962b23550564f4273f392567857
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jul 31 16:59:43 2008 +0800
Fix SDVO reg definition
Remove wrong set tv resolution command, adding HDMI regs in dump.
commit 77ed3d7600c1d92bf4a3ef4f54405cde8c232986
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jul 31 13:13:45 2008 +0800
Don't program dsparb on new Intel chip
On new chip, DSPARB is controlled by hardware only.
commit e9e6b4738573ffa3822ae68088bd53a645eedbce
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jul 30 14:15:57 2008 -0700
intel-gem: Use new getparam to detect kernel GEM support.
commit 42fb06f3f14fbec070350cf48361be4a0be0af04
Author: Tomas Carnecky <tom@dbservice.com>
Date: Sun Jun 15 14:27:16 2008 +0200
Reorder visuals reported by the intel driver
The root window visual can not be changed. Neither at runtime nor
through the configuration file. The xserver simply selects the first one
that matches the class (usually TrueColor). I need a root window visual
with stencil buffer because my compiz plugin uses the it for some
operations. This patch reorders the visuals that the 3D driver reports
and puts the one with stencil (and depth) bits as first.
commit 1e90c82161789d1fd50b79db50edb7860b934639
Author: Julien Cristau <jcristau@debian.org>
Date: Sun Jul 27 12:07:21 2008 +0200
Link with -lm for sin/cos
commit d77d42e543ee82e801a8563a911826521c0ba557
Author: Eric Anholt <eric@anholt.net>
Date: Sat Jul 26 16:10:05 2008 -0700
intel-gem: Give a better error message if the kernel rejects the tiling mode.
commit 6ac352f146bafe3b4bb5832340eb0ccb730565d2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jul 23 15:10:07 2008 +0800
shut up gcc warning
commit 075cf7fce57da4e51acafb3bfd3d61ba1a8096d5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jul 23 15:07:48 2008 +0800
Fix distcheck for clean doltcompile
commit 29d982c6bf873c6685bd0e395a8b0e5e3b1063e0
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jul 23 11:16:14 2008 +0800
Fix HDMI output number
Output 33 is confusing.
commit fd060ce89d86f6e8ff742d5b287abe8ecea32927
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 22 15:29:34 2008 +0800
Bug #16801: fix X crash when NoAccel on 965
commit 577c4d1a0c753fb46d43be05a9781d2e204fac45
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 22 15:14:14 2008 +0800
only check pipe underrun if vtSema is true.
commit 04bbed2248e3e8f86efd64225abf2db8eb552653
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 22 15:08:57 2008 +0800
SSC is LVDS only
Fix regression on my 855GM for VGA output.
commit 7defa4f1f0eba82f39e74f96d2ad7ed2481b537e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 22 10:51:01 2008 +0800
Check underrun on enabled pipe
commit b7765b0837af4cc80f1257ba04495140ef5d536e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 22 09:51:54 2008 +0800
Thinkpad R60e TV quirk via DMI info
commit 286ff63f83db8ea16514512385e6f8c6875871ef
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 17 17:06:28 2008 -0700
Don't set up the HWS page in GEM mode now that the kernel manages it.
commit ed0fbd016b8fbcf01eddfd17fd25e745e7af2ba4
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Mon Jul 21 11:48:38 2008 -0700
Add no LVDS quirk for Transtec Senyo 610 mini PC
Fixes FDO #16757.
commit 62a037b0585d6ecb43daac9d4eb0927a4618a367
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 18 14:50:08 2008 -0700
Fix distcheck.
commit 3cbfc6c76bcd2bc9194a944092f6ce0881ff9da2
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 18 14:56:18 2008 -0700
Fix uninitialized-use warning in i830_debug.c ring dumping.
commit 1b1c4975768f63ed0f3933ec384d24c324a383b3
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 18 14:53:26 2008 -0700
Get prototype for i830_bios_get_tv().
commit 978abf84e8cf3ba3e915774981fe03610e15efeb
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 18 14:50:42 2008 -0700
Bump version number past the 2.4 stable branch.
commit f4ab1f6ad47b8f9a33d45b35c1cb2ba9610b96a6
Author: Carl Worth <cworth@cworth.org>
Date: Fri Jul 18 14:31:45 2008 -0700
Add intel_statuspage to .gitignore
commit c0dce28892d7a31ebcca615f87ba8d4fa6872204
Merge: a6ad504 b8ca1c7
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jul 18 10:49:50 2008 -0700
Merge commit 'origin/master' into drm-gem
commit b8ca1c747a679c931267363639fc0bc690cae2d6
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Jul 17 14:41:51 2008 -0700
Choose a split for DSPARB based on the configured modes for both planes.
Previously, we were attempting to give both planes equal space in the FIFO
to be fair. However, larger modes require more fifo space, so split it based
on the relative HDisplay of the modes. This should resolve some fifo underrun
issues with differently-sized displays, or single large ones.
Bug #16169.
commit b37a2a8ca82279468e3806dcf77d5fa7bdd0e874
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Thu Jul 17 12:30:57 2008 -0700
Don't disable pipe A on 855 chips
It needs to stay enabled or we may see hangs when trying to re-enable it (say
at VT switch time).
Fixes FDO bug #15168.
commit a6ad50402cb879b08de95f94959bb1f59701c1ff
Merge: e9916b9 c4565a9
Author: Carl Worth <cworth@cworth.org>
Date: Thu Jul 17 00:38:54 2008 -0700
Merge branch 'master' into drm-gem
Conflicts:
configure.ac
src/reg_dumper/Makefile.am
commit c4565a9811487402d899d0933cc63e27ffe1ff08
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jul 16 10:45:28 2008 +0800
Only initialize integrated TV encoder for mobile chips
commit bca316863b79148b2f51a97d58b94e52ba3eae9f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 15 13:35:21 2008 +0800
xvmc: use vector based structure
This is more clear to read MV components.
commit 0c67219d0e6cfc858af2eb375c2f9473d0f6db60
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jul 15 13:29:33 2008 +0800
move FBC register dump out of display registers
This makes it easier to read.
commit a76ae7cab3001ce6639ae23fb0769c4e46b57e71
Author: lipeng <peng.li@linux.intel.com>
Date: Tue Jul 15 10:26:33 2008 -0700
Fix GPIO pin usage for DDC on second HDMI port.
commit 5054a86b1b362f3f63310afb9ef2d37c9f1cfca5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jul 14 13:43:31 2008 -0700
Fix DSPARB setting on 845/865, which have only the AEND field and 96 entries.
commit 8ac00ca97995e36514ff593fec3c0f0d316ed138
Author: Julien Cristau <jcristau@debian.org>
Date: Fri Jun 6 13:40:20 2008 +0200
Link the driver with -lpciaccess and -ldrm if needed
This makes sure the driver ends up with a DT_NEEDED reference to
the libraries it's using.
commit d61182511b1520b04133d28480e1ffaacbaeb753
Author: Julien Cristau <jcristau@debian.org>
Date: Sun Jul 6 12:00:52 2008 +0200
Fix gen4asm rule to work with a build dir
commit 757c00927a6f5760135136450b8d02d0f999ac1c
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 7 15:58:27 2008 -0700
Use up to 256 separate vertex buffers
This allows us to only call i830WaitSync once every 128 calls to composite
rather than on every call. However, we do need to also call MI_FLUSH to
avoid the vertex cache getting in our way, (since our "separate" buffers
are all allocated as one contiguous chunk).
commit 0c548cd040d0c5e1812470ccdf6de86b6a2926d7
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 7 14:01:15 2008 -0700
Allow for multiple vertex buffers (though only use one for now)
Using more than one (in the future) will allow for doing less frequent calls
to i830WaitSync.
commit cc2249333cd462b4d99d110a12c454ca141b2be8
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jul 7 13:25:42 2008 -0700
Move VERTEX_BUFFERS setup from prepare_composite to composite
This is in preparation for having larger (or multiple) vertex buffers
in the future.
commit e9916b9d496fd0b4df717892dda33f81a2e2990a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 11 18:59:05 2008 -0700
Set tiling state for buffers allocated using GEM.
commit 3c0f2bcc9965155fecab606edae68874427d3423
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Thu Jul 10 12:57:25 2008 -0700
Add VBIOS based TV connector detection
Now that the VBIOS code supports it, we can use the general features block to
detect whether a TV connector is present on a given platform.
Reviewed by Nanhai Zou.
commit e00d9435609bcff1afb71aa6638a6b42a64f5178
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Thu Jul 10 12:55:12 2008 -0700
Improve VBIOS feature detection, add SSC support
Improve the VBIOS feature detection and use it to find whether the platform
supports spread spectrum clocking. Use the specified reference clock, but
disable SSC if multiple heads are active, since it can cause problems in cloned
configurations.
Reviewed by Nanhai Zou.
commit 7332132a79e5b5c208d43e93dfe0c8b12eb1728d
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Mon Jul 7 10:48:56 2008 -0700
Improve FBC size checking
In hindsight, this is obvious, since nowhere do we tell the FBC unit how much
memory it has available. We need to make sure the compressed buffer is big
enough to handle the uncompresed buffer, both in terms of vertical size and
total framebuffer size, or the compressor could overwrite the memory
immediately following the compressed buffer.
commit f2ec3fd8f2c63b1bc0745802dcf737eda4bb42b6
Author: Stefan Dirsch <sndirsch@suse.de>
Date: Thu Jul 3 23:12:13 2008 +0200
Add pipea force enable quirk for another 855GM machine.
Fixes Novell Bug #406123, thanks Christoph.
commit a34a4e3f6420e2b06bbdaa124fe0ccb1bc6a0bd9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jul 3 01:03:14 2008 +0800
Fix official name for GM45 chipset
commit 6506ac7aa008436158db4f4196802cab462f3446
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jul 2 11:12:54 2008 +0800
Give asus and eeepc backlight method higher priority
On #16418, Evgeniy Manachkin <sfstudio@mail.ru> reported that
last asus and eeepc backlight patch is wrong, as acpi_video0 method
will take priority and doesn't work.
commit 55678c64bc6e3ed613ea6db14c105c18a0cf28ce
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Jul 1 18:51:18 2008 +1000
intel: fix drm check.
The -mm check is broken now that 2.3.1 is out.. make it 2.4.0, to be fixed
with GEM etc.
commit 0597d94001afe0a9a34104285ce4dffc75b68071
Author: Roland Test-tools Bär <roland@verifysoft.de>
Date: Mon Jun 30 10:32:42 2008 -0700
i810: Remove an effectively unused variable (only used in an incorrect free())
Bug #15401.
commit 37661d916e8384f537d5ed8cbec66a93795c6a05
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Jun 27 11:21:59 2008 +0800
Fix SDVOC typo
commit 7834a3b118ae4e034f064257762d5c25ada5fe52
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Jun 27 09:54:35 2008 +0800
xvmc: fix motion_type dump for frame/field picture
commit 989ec9e8a69f909cb64f17e4465982613b4b054d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Jun 27 09:39:02 2008 +0800
xvmc: Don't copy on xvmc surface in PutImage
As xvmc rendering result has already been in fb, we shouldn't
do extra copy on it. Although special care is required for i915
xvmc surface pitch alignment, which must be at least 1KB aligned.
So video display function should take it into acount instead of
always setting Y pitch to be double of U/V pitch.
commit 550082070a3fdb951e3cf08974dc56276c0a739c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jun 26 14:22:34 2008 +0800
xvmc: enlarge batch buffer size
commit d50cec6ef9e2178ea663e58d548390f0f3da7692
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jun 26 14:20:05 2008 +0800
xvmc: only allocate memory requiring physical address on 915G
Later 945-ish chipset can use graphics address instead.
commit d1c34d8c0e7ae2a1d952791343e131837fbfda99
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jun 26 10:05:21 2008 +0800
xvmc: init mc render load indirect command once
commit 75e38fa8348198ba151afa37e10be3b0b0b468f8
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jun 26 09:47:28 2008 +0800
xvmc: init dest and reference buffer once
Init them right after context create, and only update buffer address
info later.
commit b4d8ca8b38e495b56bb3b4143e5dfe91ee651f15
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jun 25 14:27:16 2008 +0800
xvmc: init one-time mc context once
Don't setup one-time mc context everytime, as the content is always
unchanged. And several structs got packed layout inside to ease static
state initialization.
commit 54f3f528e4804b958936ac773e7a507b2676f815
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Jun 23 15:51:49 2008 +0800
xvmc: environ debug option support
export INTEL_XVMC_DEBUG=1
commit 7a705081788bf957409e17baa5f189241589057c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Jun 23 15:49:29 2008 +0800
xvmc: formalize surface type definition
We should also carefully select surface type id.
commit 0283d22f510ba47dfdac2806a58e46649c26580b
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Fri Jun 27 13:39:31 2008 -0700
Add pipea force enable quirk for HP Pavilion ze4944ea
Fixes bug #16540, thanks Bryce.
commit 08903abe4dc0295c7ed7d1ff1a22e0e579540c15
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Fri Jun 27 13:37:10 2008 -0700
Add pipe a force enable quirk for Lenovo T60
Fixes bug #16494.
commit 05df8c0b31721a9ccc7215fb1cda1115758367c7
Author: Hong Liu <hong.liu@intel.com>
Date: Fri Jun 20 10:57:14 2008 +0800
Fix SDVO HDMI output.
While some cards had enough initialized at startup to work already, others
required that the driver actually initialize the required AVI info frame.
commit 59f39e0ea0ad48c52d9b8f7afb6e04ce95db717e
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Tue Jun 24 11:01:46 2008 -0700
Remove ErrorF debugging from modeset ioctl
Oops.
commit 1056d79809a3765f81113f3988bd948c1f9c673a
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Tue Jun 24 10:44:23 2008 -0700
Fix back buffer damage handler for 965+ chips
When page flipping is enabled, we need to make sure any changes to the front
buffer are reflected in the back buffer(s) or corruption might occur at page
flip time. So make the damage handler work on 965 by adding appropriate tiling
flags and pitch adjustments.
commit 65eee25d7d2ca979205f3776d620dbb36bf68a13
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Tue Jun 24 10:41:46 2008 -0700
Add support for keeping vblank counters sane across mode setting
The DRM supports disabling of vblank interrupts when not in use, but in order
to function properly it must also be aware of mode setting, which will reset
the frame counter to 0. Add code to call into the DRM before and after mode
setting, so that it can account for any lost vblank events.
commit 277632d8c37cf43c7c1178ae7d5a2e6d5705968c
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Jun 24 16:43:40 2008 +0800
965 xvmc, current only frame based DCT_type support
commit 9d7929436488969ca4fd1fef4d2e92be5e1a93aa
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jun 20 00:23:45 2008 -0700
Flush pending batch in block handler
Make sure any pending rendering commands are delivered to the hardware
before the server goes to sleep.
commit 2f8a0aa8cd24ede824aa52102b45a295f1b6b5be
Author: Keith Packard <keithp@keithp.com>
Date: Tue May 20 20:29:25 2008 -0700
Remove some unreliable regs for i915
commit 6b6be2b2a7179c1c9fa12989e16076aae105f4e2
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 19 15:01:00 2008 -0700
Fix a crash in i830_sdvo_init error paths by setting up dev_priv earlier.
commit 65ad29d78793c7804f133a58de80ffaa0404ca28
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 19 14:27:30 2008 -0700
Automatically detect the presence of HDMI.
Now, SDVO is only probed if the SDVO detected bit is set. If the SDVO probe
fails, but the detect bit is set, assume that it's an HDMI output.
commit ea0d21006ec71bc56acde7291e5f8d28e54b83fe
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 19 14:10:29 2008 -0700
Fix hdmi POSTING_READ to use the register number instead of the register value.
We won't dwell too long on how this ever worked.
commit 2fa9240a3b685a0c3d0e2644fc144c927b67b6b3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 20 15:14:46 2008 -0700
Get HDMI output working.
HDMI, despite claiming to have pixel multiply support, actually doesn't
want it, at least in the way that SDVO did. Disable it.
Also disable the NULL_PACKETS_DURING_VSYNC bit. Despite the docs telling us
to set it, the output doesn't like it when you do that, and the BIOS doesn't
set it.
Also add a posting read to SDVOx setting. Without it, half the X starts
wouldn't get anything on the screen. (interestingly, it was every other
startup, not just a chance).
commit dc8ab9d35b261b6105a62949cfb47a3554531d0b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 20 13:49:47 2008 -0700
Set the sync active bits like we're supposed to, matching the BIOS.
commit af13826ed063b60a1e4179101e8889b4ab7a9d0b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 10 11:51:05 2008 -0700
Add pixel multiplier support for HDMI
commit 9a05662918223477eb1cf6f80ffac08712721c70
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 10 11:47:15 2008 -0700
The phase shift its are now reserved, and add HDMI clock limits.
commit beba1dd3561e38573ed9f507328caf7f8fb9f84a
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 6 16:05:17 2008 -0800
Initial HDMI work. Not currently hooked up at startup.
commit da58dc3b02999f3244d0eaf77180b828d85bd609
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 6 14:57:57 2008 -0800
Add DisplayPort registers.
commit 52a414d1158aa7512fb79560dc220e2a78456a2d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 6 14:00:18 2008 -0800
Remove VGA regs from debug output.
commit b60bbbfd7b7dcf31726ad615a493f34f17cc6309
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 6 13:59:06 2008 -0800
Add little hotplug detector app.
commit 64fa32e2eba21cb94aa0f8d87a6ee6b7c178a7a5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jun 19 11:02:29 2008 +0800
Add backlight kernel method support on Asus and Eeepc
Noted and tested by Evgeniy Manachkin <sfstudio@mail.ru>
for asus-laptop support, also add eeepc support.
commit 1cfe769c74d1a3a392bf1aaaf5c2dcc8273daf66
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jun 17 12:39:28 2008 -0700
Add support for Intel 4 series chipsets.
commit 289790c0467d27e96b537598a6589fc6a36da8b8
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jun 17 09:46:12 2008 +0800
Fix compiling with server master in LVDS backlight patch
commit 66418cc99cfd360e303efcdf74a9ee31d435ff15
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jun 12 14:04:41 2008 +0800
Fix compiler warning when disable xvmc config
(cherry picked from commit df0bbdc7cbb6ff357a81ed28d12e56c9c7d643f7)
commit 078d05865884ca5784b532c0a79c8440632002ac
Author: Shuang He <shuang.he@intel.com>
Date: Mon May 26 09:20:53 2008 +0800
Fix typo in xvmc block destroy
(cherry picked from commit 87ace420a34df7425641d089f71830e44fced098)
commit 4c4ef27779aebf4df90b6233de05be2bb972de4c
Author: Lukas Hejtmanek <xhejtman@ics.muni.cz>
Date: Mon Jun 16 02:49:41 2008 +0800
Fix maximum backlight issue
commit d775ddc64dc8349b8ef9e85b0be9e93cb1997fea
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jun 13 10:03:24 2008 -0700
[gem] Catch -EINTR from blocking GEM ioctl and restart.
commit 02d7141ac395446613edba0f2e2a951e750e4e9f
Author: Dave Airlie <airlied@redhat.com>
Date: Fri Jun 13 11:30:58 2008 +1000
[gem] remove one more unused bit
commit f07acbdaac95931d184ea2c557edb632e577eb47
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 12 13:47:35 2008 -0700
Require libdrm 2.4.0 always since we need the bufmgr code.
This lets us remove a lot of conditional compile stuff in the DRI case, as
if we're doing DRI and have 2.4.0, we can rely on GEM ioctls existing.
commit 754df0aa55c4b5f0c3c415ad97d7612504410229
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 11 14:43:38 2008 -0700
[gem] Chase move of create ioctl from generic to device-specific.
commit 339f00e340c3a9c8ac8f17147e37906494ef370b
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jun 10 16:14:06 2008 -0700
[gem] Don't set up the ring in GEM mode, as that'll be handled by the kernel.
commit e930c0dc5b5f98d256a4167ed70ba813c88924d2
Author: Eric Anholt <eric@anholt.net>
Date: Sat Jun 7 13:57:59 2008 -0700
Use bufmgr_gem when available instead of the fake bufmgr.
This is a bit unstable still sometimes.
commit ecf19e1cda60a938d41413075ae6e00f24e0ec1a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jun 6 15:27:44 2008 -0700
Change most usage of pixmap offsets to using a reloc macro.
This is based on airlied's RING->BATCH commit. The 965 code still needs to
be fixed up for relocations.
commit bade7d7d2505a10a8a7d24b084aff9742e2d6d64
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jun 6 14:03:25 2008 -0700
Use the DRM for submitting batchbuffers when available.
There are some concerns with this, as the DRM will be setting the nonsecure
flag on the batchbuffer, and the server may be submitting some secure-only
commands. It appears to work on the 915GM test system currently.
commit 6e94affcc2240e668bcf1aa41f3c8b19929d144b
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jun 6 14:01:05 2008 -0700
Avoid needless flush emits in the blockhandler.
The EmitFlush in i830_dri.c was added as a pageflipping workaround, and was
noted to not even be sufficient then. There's no reason for it to be there,
so it's removed. After that, we just have to not emit an MI_FLUSH if we
already had, and cursor movement no longer bashes memory manager.
commit b2216e7bc2f1a35f9fc1794bad83208cd5c583d1
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 4 16:31:16 2008 -0700
Use batchbuffers instead of ring emits for general commands.
The batchbuffers are managed using libdrm and bufmgr_fake, and dispatched from
the ring from userland.
commit d0fda9d24c5fe4870cdbd2ba0213091165666a8e
Merge: cc98d41 79f94ee
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jun 10 11:32:49 2008 -0700
Merge branch 'master' into drm-gem
commit 79f94ee3c4652019395b9c329d94f7779c558571
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jun 10 11:31:22 2008 -0700
Set up/restore PWRCTXA from enter/leavevt not server start/exit.
This should improve behavior in the presence of VT switching, but also avoids
a crash on X exit from writing the register after unmapping mmio.
commit 231a302013981cc597ba09ee89b367c8ab56e8ba
Author: Bryce Harrington <bryce@bryceharrington.org>
Date: Tue Jun 10 14:10:39 2008 +0800
Two more Dell quirks
fd.o #16160
commit cc98d41df63f1ee2561440fab3aa471a80a12920
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 9 12:00:14 2008 -0700
Add a little program to dump out the first 64 dwords of the status page.
commit 1142be53eb8d2ee8a9b60ace5d49f0ba27332275
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Mon Jun 9 08:52:59 2008 -0700
Fix TV programming: add vblank wait after TV_CTL writes
Fxies FDO bug #14000; we need to wait for vblank after writing TV_CTL or followi
ng "DPMS on" calls may not actually enable the output.
commit 64a8f2433d7774d06119793b57cec6d3be6389c1
Author: Robert Lowery <rglowery@exemail.com.au>
Date: Tue May 20 21:09:23 2008 +1000
Fix TV out connection type detection
Make sure we wait for vblank when using the TV DAC to detect the connection
type.
Fixes FDO bug #14000.
commit a993a8f3ce3a2079c5b5ebaca2ec2564047d7d4e
Author: Tomas Carnecky <tom@dbservice.com>
Date: Fri Jun 6 10:03:23 2008 +0800
Fix compile error in LeaveVT
commit 432d07fb175b385715eb3ccf97a303d2ad7bfe11
Merge: 3a967b8 bff180e
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 14:57:18 2008 -0700
Merge branch 'master' into drm-gem
commit bff180e6cac4452ef491c81855eb12bfa03d0bf3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 14:55:23 2008 -0700
Move debug clock printout from ErrorF to X_INFO.
commit ad459b21b7de4a79552ac155803d5930432fb84b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 14:37:59 2008 -0700
Remove SVG_WORK_CONTROL init.
The bit set is now reserved -- used to be a workaround for early revisions.
commit e41dc98a0aeec389b221038753056c725ecee1c5
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 14:37:26 2008 -0700
Initialize clock gating from EnterVT and save/restore it appropriately.
commit 8061e5ac27a5f61f940bccc940be922999cc1d3f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 14:09:45 2008 -0700
Move BIOS scratch register setup to EnterVT instead of PreInit.
We want these to always be set when our driver's in control. They are
already appropriately save/restored at leave/entervt.
commit b61cb9283185eb5211e84eb7d8e68beea607c2eb
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 13:57:54 2008 -0700
Remove gratuitous wait_ring_idle after I830Sync. Syncing implies that.
commit b65f67b74ff99aea1490d52f170ef4fe80cef6c7
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 13:40:55 2008 -0700
Move the remaining two lines of SetHWOperatingState to the caller.
commit adb4f5a5e826e584ab212d23fc8d474c3e7bb8e8
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 13:39:08 2008 -0700
Remove duplicated i830_stop_ring()/SetHWOperatingState() in EnterVT().
commit c2e2fe48113667c683c6e1e9b1237635c41c61c3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 13:21:55 2008 -0700
Move DSPARB setup into a separate function, and save/restore it at VT switch.
commit 7e51384c973a96366b02ea646392c43574674111
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 11:56:42 2008 -0700
Replace a couple of wait-for-ring-idles with a single function to do so.
commit 65306cdd71dad71e4ca7229764f81a0880dd70bf
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jun 5 11:26:02 2008 -0700
Just remove the mprotect kludge.
Besides not being #ifdef __linux__ed as requested, some linux kernels break
in exciting new ways when you try to mprotect from PROT_NONE back to
PROT_READ|PROT_WRITE. Yes, there are bugs in the code we're calling in a
bug-exploiting bug workaround.
If you want this workaround for the original bug exposed when moving to
libpciaccess, it's already in libpciaccess.
commit beb72ae5aa053303f5cc419e9c9d7c6db964f160
Author: Hong Liu <hong.liu@intel.com>
Date: Wed Jun 4 16:58:05 2008 +0800
Set SDVO sync polarity to default on 965
Fix fd.o bug 15766
commit c7fee208fd46e143965ea173984d284e1eec2a9b
Author: Hong Liu <hong.liu@intel.com>
Date: Wed Jun 4 16:56:50 2008 +0800
Fix DSPARB change on 965G
From the spec, only 965GM and IGD_GM have 128 FIFO entries.
With DSPARB change introduced by commit bd137a, I've got PIPE B
underrun when dual-headed on G35 platform.
commit 64ccc8a036a1d80fc918e9b124d24ce0d26bdbbb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jun 4 22:30:04 2008 +0800
xvmc: add render dump function
commit 1729a4f29dd52346a9fa997f818d57884047657f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jun 4 22:25:39 2008 +0800
xvmc: move block size lookup helper to generic
commit 3cc8876db7ba82fa18e8fab4f267ac6e87964c47
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jun 3 16:15:36 2008 +0800
xvmc: a little cleanup
Also safe check context size to not exceed surface max.
commit 96955003557686469c7ae9f7d42620d2851e6fad
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jun 3 16:13:52 2008 +0800
xvmc: remove unused dri drawable
commit bd137a19dc29dd466eac030e040f729ed0807e3f
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Wed May 28 15:47:47 2008 -0700
Fixup DSPARB for 855 & 945
It turns out 855 has a different DSPARB layout than 915+. And 945+ have more
FIFO entries, so we have to allocate things differently. So on 855 split the
FIFO evenly again between A & B planes, and do the same on 945, where we have a
larger FIFO. Fixes an issue reported by Daniel Stone with the previous default
value.
commit 3a967b8359bd6c05a10111076cdb02df15cbf2e8
Author: Eric Anholt <eric@anholt.net>
Date: Mon May 12 13:51:11 2008 -0700
[gem] Note if pinning a buffer fails.
commit 363ccc3dfbf8ab91608d502e0376a43653581856
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Mon May 26 09:43:40 2008 -0700
Fixup FIFO comment
What I originally checked in was a bit misleading.
commit 2e1425246ccc75216247b0c2fa6fce2635db472b
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Mon May 26 09:40:10 2008 -0700
Handle display FIFOs better
Add some debug code to catch FIFO underruns, which are normally bugs (unless
they occur during mode setting) and remove any plane C FIFO allocations, since
we don't use that plane at all. We may eventually need to be a little smarter
about this on platforms that use plane C for the popup.
commit 89bb53cc7a853d88fc34a0ca65ae2b6227a8dd24
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Mon May 26 09:34:34 2008 -0700
Fixup power saving registers
Update clock gating disable bits to match docs and allocate a power context
memory area so that newer chips can save state and power down the render unit.
commit ced4b4bb0c44b55feb5e32ddb860f1c1dc3bbde5
Author: Eric Anholt <eric@anholt.net>
Date: Thu May 22 22:10:25 2008 -0700
[gem] Reduce console spam from debugging.
commit 165c0865d849b7d280a3a119fe9ae0ad34637df0
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Wed May 21 14:56:27 2008 -0700
Define DEFFILEMODE for OS'es that don't have it
commit 71180653825a1b141a08590e4b767d33d9b5d8c1
Author: Jesse Barnes <jbarnes@hobbes.(none)>
Date: Wed May 21 11:51:55 2008 -0700
Revert "Disable FBC by default on 965GM"
This reverts commit 53e3693ef13f31f3fc33bcff7286ab2b03b2d430.
Conflicts:
src/i830_driver.c - default FBC on for 965+
commit 740a73dad1d9a9b0ebf1cc7d6f2a056abad57aaf
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue May 20 08:54:01 2008 +0800
Revert "Add FIFO watermark regs to register dumper"
This reverts commit 0c00a638ef57aa9d6a3047176b0bfad733f781f0.
Those FIFO watermark regs are 945-ish, and cause problem
on G35.
commit c81050c0058e32098259b5078515807038beb7d6
Merge: 9c9a5d0 e9532f3
Author: Keith Packard <keithp@keithp.com>
Date: Sat May 17 23:26:14 2008 -0700
Merge commit 'origin/master' into drm-gem
commit 9c9a5d0e48c6e911574695fc417d2dc1a0fd1c20
Author: Keith Packard <keithp@keithp.com>
Date: Tue May 13 12:24:50 2008 -0700
Add check for GEM, use that to enable driver GEM support
commit e9532f3abf1e0b62b2569d4aae60a5a63add571f
Author: Rémi Cardona <remi@gentoo.org>
Date: Wed May 14 14:52:37 2008 +0800
Add glproto to DRI dependencies
commit fe455a38cbac8d47a5c82b3eeb3cc6a59a6e8443
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 13 11:56:10 2008 -0700
Formatting fixes for intel_idle.
commit 5c1720ecbc5528c40bb48084dc68ef233e9bb43b
Author: Eric Anholt <eric@anholt.net>
Date: Mon May 12 16:48:05 2008 -0700
Add i915 support to intel_idle.
commit 089011daf3da8db3bd16d50e1d6a6457da82300e
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 12 12:18:19 2008 -0700
Track name changes in GEM ioctls.
allocate → create
unreference → close
name → flink
commit 10f1d835b8ac7bf3153ac39d295ad2a72c4aa076
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 12 12:15:09 2008 -0700
Record alignment requirements in mem structure for use by GEM.
GEM needs memory alignment requirements sent at pin time, which is a bit
after the allocation itself. Store the required alignment in the memory
object for later use by pin.
commit 5103e5a39a4869a714b8a59da8bf51ecc8c65e4f
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Mon May 12 10:58:24 2008 -0700
Panel fitting: fix letterbox modes
In full_aspect mode, we try to preserve the aspect ratio by adding
either top & bottom or left & right borders. In the letterbox case (top
& bottom borders) we were miscalculating the top border which led to
programming a bad mode. Fix the calculation and bug #15559.
commit f280c50dd5d29c5717adc6da2368363cb3d0adbb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon May 12 08:57:56 2008 +0800
Revert last HP 965GM pipe A quirk
Seems not resolve the issue (fdo bug #15885).
commit d91d9e6a2f2ba18b35cb6fd7bc3fe8bc617eb44f
Author: Bryce Harrington <bryce@bryceharrington.org>
Date: Sat May 10 07:58:59 2008 +0800
More Pipe A force quirks
commit 548d4c0f979a72eac5d0c9c76da12f0bd05e64e1
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu May 8 12:43:30 2008 +0800
Fix i965 render getting dest format error
Depend on value returned by function within assert is wrong.
Fixed weird render corrupt on i965.
commit 9f324860431ff8199a78d19bbaa74046e1476b89
Author: Mike Isely <isely@pobox.com>
Date: Thu May 8 10:00:17 2008 +0800
Implement option to ignore external fixed mode settings
The Intel xorg driver tries mightily to determine the native fixed
panel mode settings for the LVDS output. It does this through various
means, including scanning video BIOS tables, and noticing if the pipe
in question has already been set up by somebody else (and adopting
those timings). This strategy works well for say a laptop where the
LCD panel is an integral part of the machine. But for other
applications where the display is unrelated to the system's BIOS or
other software, then the BIOS will likely have no clue how to
configure the LVDS output. Worse still, the BIOS can simply "get it
wrong", leaving the pipe misconfigured. Unfortunately the Intel
driver can potentially notice this, adopt the same settings, leaving a
messed up display.
All of this complexity normally happens independently, behind the
scenes, from the mode timings that might otherwise be specified by the
user. This driver has a concept of fixed, i.e. "native" mode, and
then user-specified mode. If the corresponding resolutions between
those concepts don't match, then the driver in theory will arrange for
scaling to take place while adhering to the actual native mode of the
panel. Said another way, if the user says 800x600 but the driver
mistakenly (see above) thinks the native mode is 640x480, then 640x480
is the mode set with scaling to an 800x600 frame buffer. If the
driver gets the wrong native mode, then the result is a miserable mess
with no way for the user to override what the driver thinks is right.
This patch provides a means to override the driver. This implements a
new driver option, "LVDSFixedMode" which defaults to true (the normal,
probe-what-I-need behavior). However when set to false, then all the
guessing is skipped and the driver will assume no fixed, i.e. "native"
mode for the display device. Instead with this option set to false,
the driver will directly set the timings specified by the user,
providing an escape hatch for situations where the driver can't
correctly figure out the right mode.
Under most scenarios of course, this option should not be needed. But
in situations where the Intel video BIOS is hopelessly fouled up
related to the LVDS output, this option provides the escape hatch for
the user to get a working display in spite of the BIOS situation.
Signed-off-by: Mike Isely <isely@pobox.com>
commit 33f033cbf346c13a687e469e8879579fcd5bb2fb
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Wed May 7 14:46:52 2008 -0700
Save/restore cursor registers
There are lots of good reasons for doing this, one of them is fdo bug #11305.
commit a7188b1f2dd9a69fa7daefe478d283735226f9f3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed May 7 14:21:59 2008 +0800
Use I830FALLBACK when check pitch for debug
commit 79fde3ad7a949fb7f0dc9907cb6eea6ca9a910ae
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Sat Apr 19 08:54:38 2008 +0800
Check pitch for EXA operation
2D pitch limit applys to all chips. Pre-965 chip has
8KB pitch limit for 3D. 965 supports max pitch by current
exa (128KB).
(cherry picked from commit 8187a5a16f8bd8f0ba5e7f5357f355928b3b8f07)
commit 36ec93300926084fb2951d69b001e4c67bc6ff79
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 6 18:48:20 2008 -0700
Bug #15807: Fix use of the ring while VT-switched, hit by fast user switching.
The fix for flushing at blockhandler with no DRI on 965 was broken and would
try to flush the chip even when the driver wasn't in control of the VT.
Hilarity ensued.
commit 0c00a638ef57aa9d6a3047176b0bfad733f781f0
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Tue May 6 14:38:48 2008 -0700
Add FIFO watermark regs to register dumper
commit c81a4687fca80bf7367d7f0e9a00a6a09737c5bb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue May 6 13:52:22 2008 +0800
Only check xvmc lib when xvmc is enabled.
Don't check xvmc lib if user has already wanted to disable it.
Fix fdo bug #15762.
commit be746a90a87d7a9807fa4243493e7e4d48f7f1c0
Author: Bryce Harrington <bryce@bryceharrington.org>
Date: Tue May 6 13:51:46 2008 +0800
More quirks from ubuntu/dell
commit 417f86d80525d2f5038628afba8f70f8c0fecca3
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 5 13:36:19 2008 -0700
Move a declaration under #ifndef HAVE_FREE_SHADOW
commit 587dc5bfc4ef32942bd7511f932a3a2e2fcdccb0
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 5 13:35:22 2008 -0700
Fix up ring dumping code for non-i965
commit 65877d32bb2cd71ccc8d6a66244f029fc3577f69
Merge: b9d12da fff17b9
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 5 12:05:00 2008 -0700
Merge branch 'master' into drm-gem
commit b9d12da91eb1afb05bd78a40e15f4333e697093d
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 5 10:44:09 2008 -0700
Use GEM for buffer naming now.
commit 0741020f3725c32c48ad15535b9c0549e4092c23
Author: Keith Packard <keithp@keithp.com>
Date: Mon May 5 10:17:01 2008 -0700
Set pin alignment for gem on non-965
non-965 tiled frame buffers have fairly strict alignment requirements, 512K
on 8xx and 1MB on 9xx, plus they must be aligned to the size of the
allocation.
commit 271abfd0ec29851273d8ca5241d963be5c64e43c
Author: Eric Anholt <eric@anholt.net>
Date: Fri May 2 10:06:13 2008 -0700
Add initial GEM hacks to bring the server up.
commit a0ced923bb793aa22e6bfbeeec0888d3b42ce176
Author: Jesse Barnes <jbarnes@hobbes.lan>
Date: Tue Apr 29 13:19:02 2008 -0700
Add a new quirk for BIOSes that reprogram regs at lid close/open time
Dell Latitude D500s seem to have this problem. At lid close/open, the DSPABASE
reg gets reset to 0, so we either need to keep the framebuffer at offset 0 or
make sure we reprogram the CRTCs after the lid opens again. Since we can't
make sure the former is always true (buffer resize, etc.), this patch adds a
quirk to reset the modes at lid open time.
Fixes FDO bug #14890.
commit fff17b9d1b58cb53032d153094826dd306836d59
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 29 10:32:14 2008 -0700
Use new xf86RotateFreeShadow function to clean up shadow buffers.
This simply moves code from the driver up into the X server; use it where
available.
commit 1d467a8038946a37844795e8860be113d43219ac
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 23 11:08:38 2008 -0700
Overlay video doesn't require that the target pixmap be in video memory.
I830PutImage was checking to make sure the target pixmap resided in video
memory, but this isn't necessary when using the overlay. Test
commit 40e0a03af57d7b3180d7066bcb15e03dcc9ca295
Author: Keith Packard <keithp@keithp.com>
Date: Mon Apr 21 01:03:22 2008 -0700
Dump batch buffers found from main ring
commit c8ae3b781f0d8e325876a74c91cd0a685d34454b
Author: Keith Packard <keithp@keithp.com>
Date: Sun Apr 20 02:11:15 2008 -0700
Add a bunch of 965 ring stuff to the debug dump
commit 2c135ef8ac40f8e7cd071de7414adfae019f9198
Author: Eric Anholt <eric@anholt.net>
Date: Wed Apr 16 21:39:58 2008 -0700
Make the binding table and surface state be arrays to reduce syncing.
commit c3fb62df4e60b63295f94c99b3c5de70dbf94e1c
Author: Keith Packard <keithp@keithp.com>
Date: Thu Apr 17 10:04:55 2008 -0700
Add a kludge-around to fix cd/wt bits in fb ptes on linux.
Mmap from /sys/devices/pci* on linux forces the cache-disable and
write-through bits, which turns our write-combining map into an
uncached-map, seriously impacting performance. It turns out that a bug in
mprotect allows us to fix this by disabling access to those pages and then
immediately re-enabling them.
commit 0ae283582d21776d3317d5fc1c25751d50d562c7
Author: Hong Liu <hong.liu@intel.com>
Date: Thu Apr 17 10:57:34 2008 +0800
fix possible segfault in I830FreeScreen
pI830 may point to NULL if I830PreInit fails
commit 7008eac855302fd467e001495483c2dccfddf68f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Apr 16 12:09:41 2008 -0700
Update dolt from git, fixing fallback to libtool.
commit 23d1df22d177e54bfc46304053d8115047ff85d4
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 14 16:46:17 2008 -0700
Abstract surface setup into a separate function.
commit e27ce4238f748d024635835824c120eb298b84b2
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 14 23:30:21 2008 -0700
Move the vertex buffer to the state structure as well.
commit 69709fe36cfdb59c140f5cba233dcb606f8dbc85
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 14 18:34:13 2008 -0700
Move the binding table for 965 to the state structure.
commit 049d057dfd73b6c191a8ba5d73eddb77cf7748e7
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 14 17:09:22 2008 -0700
Move the 965 static variables local to the function they're used in.
commit 092962c962fdf3e33a8d387221448fe7c8c36376
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 14 14:02:58 2008 -0700
Make the VS unit state static for 965 render.
commit 4bbdd7096d4927fe48673006fff7df922972f116
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 14 13:53:36 2008 -0700
Rename some variables in i965_render.c for clarity.
The gen4_render_state is now always called "render_state" (i965_render.c
bookkeeping) and gen4_state_t is now always called "card_state" (the buffer
for state used by the chip).
commit 456bb529335c28cf60f3b6e5900b804efa5c185a
Author: Carl Worth <cworth@cworth.org>
Date: Fri Nov 9 17:24:21 2007 -0800
Associate one sf_state object with each sf_kernel
(cherry picked from a2b5c23184d19b386fdfd04f578a55566df60132 commit)
commit 90d6b178473ba32cf66e6e654e608cb4374e4a19
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Apr 14 16:31:03 2008 +0800
Change default panel fitting mode to origin
i8xx currently only works in FULL mode.
(cherry picked from commit 33ffd781bbca3d0dee8c1b47e7b90be5824b9a4f)
commit c1ad0a1a344a87a537aa5f93f6c774997a3189e4
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Apr 14 10:02:00 2008 +0800
Remove old sf/wm program from Makefile
Fix distcheck
(cherry picked from commit 1d8383923bebf38ab8ada6a262cb4fc8c30e074a)
commit 18ef4158e5574bfc6621b268821532f13e261d13
Author: Keith Packard <keithp@keithp.com>
Date: Sun Apr 13 21:37:49 2008 -0700
Only use FOURCC_XVMC when INTEL_XVMC is defined
The XVMC code uses a magic FOURCC code to signal frame updates, but that
code is only defined when the XVMC code is used.
commit 269809030ee9d08b56ad0178a7a9c0194e25785e
Author: Keith Packard <keithp@keithp.com>
Date: Sun Apr 13 12:47:02 2008 -0700
Move wm_scratch first to meet alignment requirements
commit 08d3206f3b891e611e3e16c9eb79cfca21ab8a51
Author: Keith Packard <keithp@keithp.com>
Date: Sun Apr 13 12:35:14 2008 -0700
Kludge to make planar video work - duplicate sampler state
This patch duplicates all of the surface sampler state needed to read from
the separate YUV surfaces and then has the planar sampler read from samplers
0, 2, 4 instead of 0, 1, 2. This appears to make things work, instead of
having the samplers break at random. I do not understand why this works.
commit 6366e4de540c4713cbc8402c89516464bbdc35b9
Author: Keith Packard <keithp@keithp.com>
Date: Sat Apr 12 16:39:00 2008 -0700
Skip copying on FOURCC_XVMC surfaces
commit 0fec42b64ee529eb7ec15febdaa5e4986ec1ab17
Author: Keith Packard <keithp@keithp.com>
Date: Sat Apr 12 11:01:14 2008 -0700
Set some mask bits to try and get yuv conversion working
commit 91d3e19786e22061f4b617cf39a3cd713139a2d9
Author: Keith Packard <keithp@keithp.com>
Date: Sat Apr 12 11:00:51 2008 -0700
Use compressed instructions for yuv conversion
commit 03836067b77606c134c71b30c7078d09d77c95fa
Author: Eric Anholt <eric@anholt.net>
Date: Fri Apr 11 12:17:28 2008 -0700
Fix the offset to sampler default color, and a compiler warning.
commit d3138d9ff0f821fb3adbd27684b0c22a8a910c3e
Author: Carl Worth <cworth@cworth.org>
Date: Tue Nov 13 12:37:13 2007 -0800
Enumerate all possible wm_state objects
We have a collection of wm_state objects for each ps kernel,
(one for each combination of src and mask extend and repeat
values).
Thanks to Dave Airlie for noticing an errant write through a
wild wm_state pointer in an early version of this commit.
(cherry picked from 7763706a93d3021907273f9b330750ba110e2fc3 commit)
This cherry-pick required more reformatting than most, due to the
projective texturing merge.
commit 2293a3677d1dcf294de6a8712bf0d2f65b50dcc3
Author: Carl Worth <cworth@cworth.org>
Date: Mon Nov 12 16:09:00 2007 -0800
Enumerate all possible src,mask sampler state pairs
This will eventually allow for the elimination of sampler state
updates while compositing---and initializing everything in the
initialization function.
(cherry picked from commit d0874697be8086cd64740c24698df8cd4d31c76f)
commit da85d1b822dcb31698e9c5ab85a7bb27ad745eee
Author: Keith Packard <keithp@keithp.com>
Date: Fri Apr 11 11:22:29 2008 -0700
Revert "remove '#line NUM ...' in macro process"
This reverts commit f47486fab3dffcbb03e7ad89f777abba1e887299.
Sorry for failing to push the #line processing changes to intel-gen4asm;
those are now pushed, so this change should no longer be necessary. Having
correct file name and line numbers in the error messages is awfully nice
though.
commit f47486fab3dffcbb03e7ad89f777abba1e887299
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Apr 11 10:12:40 2008 +0800
remove '#line NUM ...' in macro process
intel-gen4asm doesn't allow '#' line
commit 5c9cde37e769287fb7bf4e08c3600a33c2e92dce
Author: Hong Liu <hong.liu@intel.com>
Date: Fri Apr 11 09:54:34 2008 +0800
Bug #14935: Fix i9xx reference clock for spread spectrum.
commit 152a50703aa5e9ebaa9abbe448518742734a5eb7
Author: Eric Anholt <eric@anholt.net>
Date: Thu Apr 10 16:06:41 2008 -0700
Fix compiler warning from 24-bit lvds change.
commit baa55ffe3b67ca952e4d1ef7087335d76eb2f24b
Author: Carl Worth <cworth@cworth.org>
Date: Tue Nov 13 12:56:13 2007 -0800
Enumerate all possible cc_state objects
We need one for each possible combination of src and dst
blend_factors. Again, as with recent changes, this eliminates
state updates from prepare_composite and allows that function
to instead simply reference an existing object initialized
within gen4_state_init.
Thanks to Dave Airlie (and git-bisect) for pointing out that with
gnome-terminal all text was appearing as solid black with an early
version of this commit. As expected the bug was an alignment issue.
(cherry picked from 0c0ab52c2d100c47f38c7ef826ef585c8b9815e9 commit)
Performance is approximately equivalent on text tests, but may be
around +2%.
commit d5a80e1e3ab5724d34b20f9ee6f830efd0f5b076
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 16:27:40 2008 -0500
Single memcpy when pitches align on planar image transfer
commit ac97f2b1487df5574875350a9cded958dae33afa
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 16:27:23 2008 -0500
Use available symbolic register name
commit f270456e5612cb88933e6aabcd9a816c5c292229
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 10:00:08 2008 -0500
Remove .g4b files on clean
commit fb6ed8b8b59e9dd18801afef5d7c62042ad176d7
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 09:58:44 2008 -0500
Update yuv->rgb conversion programs to write to src_sample regs
The YUV->RGB code was written to write directly to the dataport registers,
but that didn't work for the compositing functions (cause still unknown).
This change makes that code write RGB values to the src_sample registers as
with the other sample computation fragments.
commit b01d582e23fc99e32bc47a395e9caa366731372a
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 09:30:35 2008 -0500
Revert "Compute pixel values directly into data port"
This reverts commit 346cf57deabb4c336612df4c13650a87b5ef6775.
Mixing randr transforms and video caused screen corruption for Render
operations. No, I don't understand why.
commit 3fc3d1a701bae257b70aa7b7654c722f30e71399
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 02:02:56 2008 -0500
Remove sync after 965 video put.
The hardware has been marked as needing a sync, so the next video put will
block waiting for the previous one to complete. Adding a sync here just
stalls the video playback for no good reason.
commit 825d9e50c59450f07178a54fed2616e551dc0455
Author: Keith Packard <keithp@keithp.com>
Date: Wed Apr 9 00:09:34 2008 -0500
Add planer video decode kernel
Support for planar video reduces bus bandwidth by 25% and also reduces CPU
usage during planar->packed conversion.
commit a03eaaa67b33c57530e92c53d28917e2563b4427
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 8 16:24:55 2008 -0500
Use shared exa_wm code for packed yuv decode
Eliminate special video sf and ps programs.
commit 32ef98518394d29cb87405005c660278489396bb
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 8 16:21:55 2008 -0500
Compute pixel values directly into data port
Instead of leaving pixel values in src_sample registers, compute the pixel
values directl to the data port to save 8 moves. This cannot work when no
computation is done as there is both no way to wait for the sampler to
finish and because the sampler returns data in a different order from that
required by the data port (sigh).
commit b68d9f4245d0ebe3371c179401ff145f1a4d101b
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 8 16:09:00 2008 -0500
Use symbolic names for channels in YUV code
commit 781be9d47289713b0a8fcd95c769a9c6241d62e9
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 8 16:08:20 2008 -0500
Rename src/mask/data registers to indicate channel
commit 2871ac8eefd0192080bb0569140c3f5d0e1d9b44
Author: Eric Anholt <eric@anholt.net>
Date: Thu Apr 10 13:34:13 2008 -0700
Statically allocate the sampler default color, which we never change.
Performance change is in the noise. Also from Carl Worth.
commit 80dd784e33847e431403d4659a7b8d8425b2676f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Apr 10 13:24:51 2008 -0700
Add copyright information for recent editors of this file.
commit b606278db83ec84b1db562a2d65697c50561b169
Author: Eric Anholt <eric@anholt.net>
Date: Thu Apr 10 13:17:58 2008 -0700
Keep static copies of the 965 render programs in video memory.
This reduces the CPU overhead of memcpying them in every time, for a speedup
in aa24text of around 30%. This is based on work by Carl Worth which is
in the intel-batchbuffer branch.
commit bd41d2bb858770c109d5013274a4354e8e6ae32d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Apr 10 10:24:48 2008 -0700
Add dolt to speed up compile time and reduce insanity.
Hopefully some day we can be rid of libtool entirely.
commit 96ae9a9f0abc582e45ff4e17dd213c8739c24cb3
Author: Eric Anholt <eric@anholt.net>
Date: Wed Apr 9 14:17:29 2008 -0700
SDVO: Rename output_dtd variable to input_dtd, which is its new job.
commit 72c3995d5158286d20e97296f4552697f32f935f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 8 15:00:18 2008 -0700
SDVO: Set adjusted_mode in mode_fixup from the preferred input timings for TV.
commit b61178524bece756dc0fd4f798c6c7743b5725db
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 8 14:11:42 2008 -0700
SDVO: Fix lols TV mode list handling.
commit 5db73f18d2badec37523850024b9aa824e4e6bd8
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 8 13:53:51 2008 -0700
SDVO: Use the TV reference clock for SDVO TV outputs.
Based on a patch by Will Wiseman.
commit e031cc02e65acfbafb48136dad414751e04425c5
Author: Mike Isely <isely@pobox.com>
Date: Wed Apr 9 14:15:03 2008 +0800
Implement support for 24 bit pixel format
The Intel driver appears to be coded to only work with displays
expecting 18 bit pixels. However I have an application using a LCD
display that expects pixel data in 24 bit format. The difference is
only 2 bits in a single GPU register. This patch implements that
change, controlled by a new driver option, "LVDS24Bit". The default
value is false, which is the previous behavior. When set to true,
then 24 bit panels should work (at least the one I'm testing here
does).
Fd.o bug #15201
Signed-off-by: Mike Isely <isely@pobox.com>
commit 79b18980ac9f60b1978abe421352df965aed1681
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Apr 9 14:03:45 2008 +0800
Include <stdint.h> in i810.h for integer types definition
commit 2b720262e1235f1c9da860ba3e9181f0c377aa5e
Author: Jesse Barnes <jbarnes@virtuousgeek.org>
Date: Wed Apr 9 17:34:17 2008 +0800
Fix LVDS regression
Disable panel fitting on 855GM, and fix dither setting.
commit af92f4f885c8eae2211d09080b2289aa5bab9ec1
Author: David Schleef <ds@schleef.org>
Date: Tue Apr 8 12:43:20 2008 -0700
Bug #15219: Fix default overlay CSC factors, and use BT709 if available.
Using the updated factors even when BT709 conversion isn't available
(non-965) should still give us better color reproduction. Tested on a
945GM, examining the +/-5% of black bars of videotestsrc.
commit 37bc23660a8c346f1eaa6c93ed2c7a840828f0b0
Author: Bryce Harrington <bryce@bryceharrington.org>
Date: Mon Apr 7 17:26:49 2008 +0800
Quirks from Ubuntu/Dell
FD bug #15353. Launchpad bug ID is available for reference.
(cherry picked from commit 24248097988775d62f6c416f2988e74d31c91cd0)
commit dcbdc901d64d2fab489292ef1c9ca1490bdd1e94
Merge: 0147c1c 13563bd
Author: Keith Packard <keithp@keithp.com>
Date: Fri Apr 4 19:19:35 2008 -0700
Merge commit 'origin/master' into projective-965
commit 0147c1c84872f7a109721a53d88a539932d9be81
Author: Keith Packard <keithp@keithp.com>
Date: Fri Apr 4 19:17:55 2008 -0700
Forgot to build exa_wm_src_sample_argb.g4b
commit 13563bd65cbbbb3e697dacd814efa3517e1493dc
Author: Hong Liu <hong.liu@intel.com>
Date: Wed Apr 2 16:05:43 2008 -0700
SDVO: Fix DDC bus selection based on output priority list.
commit 6ad2d6ba86689674876f5f4c473f11e39243ac38
Author: Eric Anholt <eric@anholt.net>
Date: Wed Apr 2 15:16:17 2008 -0700
SDVO: Fix mixups with input and output channels.
The 2-bit input_mask was actually an input count -- in0 is always there, and
in1 is optional.
The output flags weren't being reported in the log, so I mistakenly took
controlled_output == RGB0 to mean that the device only reported an RGB0,
while it actually reported RGB0|SVID0|YPRPB0|misc|other. Move SVID0 up
in priority and remove the RGB-is-it-really-TV hack I had just come up with.
Finally, set the input/output mapping at mode set time. We're always
supposed to do this, but haven't had to so far as we've never handled
devices with more than one output.
commit 3a17400dc67534f0eb474ece080f01061469569c
Author: Eric Anholt <eric@anholt.net>
Date: Wed Apr 2 14:21:23 2008 -0700
SDVO: Handle RGB outputs that are really TV outputs, and select a TV format.
Still doesn't light anything up.
commit 3c1701797b61afaae826a78455079e2115483053
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 31 10:04:18 2008 -0700
Add WIP SDVO TV-out support.
Doesn't include properties for selecting TV formats or picture enhancements,
and totally untested.
commit 9d5ba26fb5c337388920b45eadda85e43bc564fa
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 28 14:28:28 2008 -0700
Add SDVO TV-out registers.
commit 90886f9a602d58b754e9a8d0f1a9c40803d34fa2
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 1 00:54:13 2008 -0700
Remove extra flushing
commit 0836373dc6e2f8612f120074980561f7ac11f6f7
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 1 00:16:05 2008 -0700
Add projective versions of the PS kernels
commit bfd803e085e938866efb45c67a79facef78ec399
Author: Keith Packard <keithp@keithp.com>
Date: Tue Apr 1 00:06:08 2008 -0700
Shrink WM thread to 32 registers and 1024 scratch space.
Saving registers means we can run more in parallel.
commit a6492661ae07310128eb73c3ef037c42ce7ab184
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 23:50:20 2008 -0700
Fix composite with mask using new compositing thread code
Clean up register allocation to never overlap
Always write 4 values for each texture vertex.
commit f8081178eb6fda0e405967cbacad532561619262
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 12:06:37 2008 -0700
remove old shader source files
commit 879f8717b09f79156b218ee9cc2107700190d586
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 12:05:56 2008 -0700
remove old monolithic shaders
commit 6db8faeb754897b21af045d00f50db9640b080bb
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 12:04:00 2008 -0700
remove old monolithic shaders
commit 6bb92213374f278387c539bbe05b773e87e11b90
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 11:59:14 2008 -0700
Back to new shaders, fix urb read length
commit 05710145b6fc4ed2c528128b2e6022591a53d050
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 11:31:31 2008 -0700
Dont set the compr bit on 8-unit sends
commit 08500507284f13ad7084eb231b43e117e9728129
Author: Keith Packard <keithp@keithp.com>
Date: Mon Mar 31 02:20:43 2008 -0700
Use m4 to clean up gen4 asm progs. Start adding projective transform support.
Use macros for register names, modularize functions into separate files.
commit 949d73271d7100c1f028fd60f185f4929461304e
Author: Keith Packard <keithp@keithp.com>
Date: Sun Mar 30 19:19:46 2008 -0700
Remove rotation sf and wm progs
commit 492ff1494f782240e6ca68919b2d0b9aa400fc53
Author: Keith Packard <keithp@keithp.com>
Date: Sun Mar 30 19:14:18 2008 -0700
Fix the sf_mask program to compute and pass corrected uvw cooefficients
sf_mask is the same as sf except that it must compute both src and mask uvw
cooefficients, which are conveniently adjacent in the same registers, and so
need only an extended execution width
commit 6304b38423f99190a5e54f1a7dcaa75adfad4f2a
Author: Keith Packard <keithp@keithp.com>
Date: Sun Mar 30 00:54:51 2008 -0700
Reimplement wm program for nomask case to handle affine transforms
This involves correctly computing u/v locations based on x/y vectors and
line constants computed in new sf program.
Also, use fewer instructions to make this go a bit faster (2X for 500x500
composite).
commit 771a56b1ed0df69345c723cb62a73b6842cd8227
Author: Keith Packard <keithp@keithp.com>
Date: Sun Mar 30 00:54:07 2008 -0700
Clarify comment in exa_sf program
commit 4f469189fed541549e5d470b2529275a29cc2f20
Author: Keith Packard <keithp@keithp.com>
Date: Sat Mar 29 14:28:05 2008 -0700
Compute du/dv/dw in no-mask SF prog
commit 7dcb6e627449c80cea9812462ce6a3e125bd1240
Author: Keith Packard <keithp@keithp.com>
Date: Sat Mar 29 14:27:35 2008 -0700
Disable cursors while switching modes
commit d50264fc7c4e0f80d9cc68dfdf322f68520a0f1e
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 28 15:15:26 2008 -0700
Add a "total" field to intel_idle output (set when any unit is busy).
commit 1450acd046d47e1739a3ffbd146c73ad2974a935
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Fri Mar 28 13:23:02 2008 -0700
Use combo backlight control rather than pure legacy
If the legacy bit is set, use both the BLC_PWM_CTL and LBB regs to control the
backlight, rather than just LBB. Looks like more platforms want that than what
the current code does. Note that kernel provided interfaces will always be
used if available, so this shouldn't affect users with /sys/class/backlight
interfaces at all.
Fixes #14721.
commit 49f409fef5e8b04a8595309ba8959ca36b2e41b1
Author: Matthias Hopf <mhopf@suse.de>
Date: Wed Jan 9 16:31:41 2008 +0100
Include missing stdlib.h for free()
commit 3414313ac9d0faa95797ee18cc33afa231ec7581
Author: Matthias Hopf <mhopf@suse.de>
Date: Wed Jan 9 16:08:57 2008 +0100
Fix obviously wrong verification of DRI_SUPPORTS_CLIP_NOTIFY.
commit c40f195f2dc3467259b4588e087aac9741003ebf
Author: Matthias Hopf <mhopf@suse.de>
Date: Wed Jan 9 14:40:49 2008 +0100
Fix obviously stray '(' in non-I830_USE_EXA case.
commit 7bba2c13310ed5ac22a355a3cc0ec8b7afaa79cf
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Mar 28 11:41:24 2008 +0800
Disable DRI earlier if fb width > 2048
commit b1f358ba97473b792ec2b7ed5170152faebe7262
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Mar 28 11:29:40 2008 +0800
Disable overlay on new mobile chipset
It's gone, really.
commit 588371ba15afffa9343629f0ea7ce530586eef0b
Merge: 52d6ced c13efdd
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Mar 26 14:53:15 2008 -0700
Merge branch 'master' into pfit
commit c13efdd3d6d3846078766814b57306a7519bce18
Author: Paulo Cesar Pereira de Andrade <pcpa@mandriva.com.br>
Date: Wed Mar 26 10:11:36 2008 +0800
More compile warning fixes.
o Check for RANDR_GET_CRTC_INTERFACE before defining functions that
are used only if it is defined.
o Declare a variable before code, and rename it from ret to xvmc_status
to better describe it.
o if 0 some static functions not used.
o Don't declare some unused variables.
o Declare as static some functions that are used only in the file defining it.
o Add a default/fallback return True to the Bool function
src/xvmc/intel_batchbuffer.c:intelInitBatchBuffer().
o Ansify src/xvmc/xf86dri.c.
o Add missing prototype to src/xvmc/xf86dri.h and follow pattern of other
headers by adding "extern" before function prototype.
commit 8cdbd55f8075cd18b563badde35815665d7d053e
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 25 10:06:14 2008 -0700
Fix 965+ rendering issues with DRI disabled.
The new chips no longer automatically flush the rendering cache, so if we
don't flush the RC at blockhandler, the last rendering done may not
appear on the screen. This was particularly noticable with a bare Xorg with
some missing root weave, and terminals where the last character wouldn't
appear until the cursor blinked. A flush in the DRI blockhandler path had
hidden this issue for most people.
commit c02ab432dd7058c700c35eecf6215daf5f262c51
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 24 13:48:20 2008 -0700
Revert "Use mprotect on unbound AGP memory to attempt to catch use while unbound."
While I still like the idea, the mprotect calls themselves are failing on
Linux and causing more trouble than they're worth.
This reverts commit a1612b7728d4153499fe86b6713a13c8702cc7d9.
Conflicts:
src/i830_driver.c
src/i830_memory.c
commit 552a1b824db31a234d7c5cb71057ed0e0ce64477
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 24 13:25:37 2008 -0700
Disable a bunch of clock gating disables on IGD_GM, which doesn't need them.
Besides our driver having fallen through to the GM965 path for
RENCLK_GATE_D1, the BIOS was turning some of these on. It may be relevant
for previous platforms as well to zero out the fields that should be zero
in the other registers.
commit c1a2bc357fc122d3718eca771530367ba2915815
Author: Julien Cristau <jcristau@debian.org>
Date: Mon Mar 24 13:29:24 2008 +0800
Don't try to build XvMC if DRI is disabled
Instead of failing the build, don't even try unless --enable-xvmc was used.
commit 5fcc002f77ebb66c1dc0f901a377ccf9bbc1d0bd
Author: Maxim Levitsky <maximlevitsky@gmail.com>
Date: Mon Mar 24 13:24:12 2008 +0800
Fix crash triggered by dpms low power mode with hardware overlay running
When overlay switch crtc, it ignores current crtc dpms mode which
might lead to hang.
commit 645980596450ed21c3b8927410a6bfe38a0c55d1
Author: Keith Packard <keithp@keithp.com>
Date: Fri Mar 21 03:08:24 2008 -0700
Transformed coord computed using floats. Don't move bilinear composite dst.
The homogeneous coordinate computation in the core server cannot be used for
many legal matrices as it overflows. Just use floats in the driver; faster
and avoids troubles.
When compositing with bilinear filter, don't push the dst coordinates around
as that makes the output blurry when pixels are aligned.
commit bf725b92cf93d74a6f414f81f319dddbc2c78525
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Mar 21 11:50:27 2008 +0800
xvmc: fix distcheck
Add i915 headers in Makefile.am
commit e8da1a5418ab240ae7b1ef95bfea6bee22f1e0c1
Author: Joerg Sonnenberger <joerg@britannica.bec.de>
Date: Fri Mar 21 11:41:49 2008 +0800
Fix DRI config for NetBSD
Reported by Joerg. This does a little more clearn up.
commit 224c36cc14a7552bc5df793ad582f0ea5349eb1e
Merge: 4b9b7b0 03ccffd
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 20 10:31:57 2008 +0800
Merge branch 'xvmc'
commit 52d6ced652059989e6d9780a149488ccd16e3a22
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Mar 19 11:59:15 2008 -0700
Fixup backlight control and panel fitting property names
They should be listed as lower case, since that's what you'd pass to xrandr.
commit 4b9b7b007d729f94b01b0031d8ae478134b501da
Author: Keith Packard <keithp@keithp.com>
Date: Tue Mar 18 14:08:19 2008 -0700
Handle projective transforms on 9xx for Composite.
Projective transforms require un-normalized texture coordinates and the use
of the texldp instruction. The coordinates are passed as x/y/z/w (the z is
unused, but there isn't a vertext format for just x/y/w).
commit f699389818f1f11f3edddcdddcd0a43be21ba4c0
Author: Keith Packard <keithp@keithp.com>
Date: Tue Mar 18 14:06:47 2008 -0700
Add i830_transform_is_affine and i830_get_transformed_coordinates_3d.
These are needed to deal with projective transforms in the composite
operation.
commit a55974b435224fe5726fa44298d051c71e4056a5
Author: Keith Packard <keithp@keithp.com>
Date: Tue Mar 18 13:47:20 2008 -0700
Add defines for 9xx S3 word in 3D_STATE_LOAD_STATE_IMMEDIATE
These aren't used at this point, but what the heck.
commit 4f5500abe209b92b39ae1f2d7a1118362ac95034
Author: Keith Packard <keithp@keithp.com>
Date: Tue Mar 18 13:45:46 2008 -0700
8xx/9xx can handle textures to 2kx2k. 965 can do 8kx8k
commit b1b173d03b3acd300c3b0f0ceffeddf1a8137839
Author: Julien Cristau <jcristau@debian.org>
Date: Tue Mar 18 12:02:25 2008 +0100
Add i8[13]0_ring.h to _SOURCES to fix distcheck
Thanks to Bruno <bonbons67@internet.lu>.
commit 03ccffd5b9b8108166ea143884a1a0a6417f3236
Merge: ac76363 d72e18c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 18 16:54:15 2008 +0800
Merge branch 'master' into xvmc
commit ac763634069fe070b3afc073ce437959612d39fe
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 18 16:52:29 2008 +0800
Disable XvMC if DRI is not enabled.
Default XvMC to disabled.
commit d72e18c10995079121eded758a60ed99b5b8ce1a
Author: Paulo Cesar Pereira de Andrade <pcpa@mandriva.com.br>
Date: Mon Mar 17 16:59:12 2008 +0800
Compile warning fixes.
Move some declarations and don't declare an extra variable with the
same name, to fix warnings about mixed declarations and code.
commit 81df48d8d151907c2e9dd33a729860c39aa78175
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Mar 17 10:05:57 2008 +0800
bug 15060: Dell Latitude X300 needs pipe A quirk
commit ffb5a115cc62ed63110f77815b7f04976f720065
Merge: 05cf070 24e6eb2
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Mon Mar 17 15:19:05 2008 -0700
Merge branch 'master' into pfit
commit 24e6eb2ae683ed6614ac79c0d7811ac9fe94209f
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Mon Mar 17 14:17:27 2008 -0700
Add support for new ->get_crtc output callbacks
Using the new interface allows the server to avoid some flicker at startup.
commit 69fbc17441d0f894d17b058e65ae22300cd2a54c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 14 10:04:18 2008 -0700
Change OUT_RING and similar calls to OUT_BATCH for batchbuffer merge
commit 65f92cfb7a05c9c028cf73ce1221cc0a651b50b3
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 14 10:03:11 2008 -0700
Remove h0h0 UploadToScreen implementation that used pattern blits.
It never worked and was never that hot of an idea. Most of the motivation is
gone with glyph pixmaps anyway.
commit 05cf07071e25f84dec3476a9bed7235ed50cd249
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Mar 13 18:12:00 2008 -0700
Initial panel fitting changes
Basic support for panel fitting.
commit 402fbd36221d2ed27913850f6bfcce768b970fe8
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Mar 13 16:12:20 2008 -0700
Remove fbc enable/disable messages
Tired of them filling up my logs.
commit c20d78a7bc512219fa36dfc9707fe65f66ab80f1
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 10 17:27:45 2008 -0700
Add workarounds for 830/845's lack of a8/x8r8g8b8/x8b8g8r8 support.
When we have unset channels (color for a8, or alpha for x8*), force them
to the appropriate value in the texture combiner rather than relying on getting
the desired results from teture mapping. Performance is the same on 865, so
multiple paths aren't necessary and we can use the less friendly texture
formats everywhere.
commit f425181695b1b3864373e1919cf651229f19fa69
Merge: f4cfc98 1c0e495
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 13 23:58:56 2008 +0800
Merge branch 'master' into xvmc
commit f4cfc98ab038af4d5d52af12e4d60ded62cf4a6e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 13 23:56:48 2008 +0800
nuke unneed error_base and event_base
commit f269c69b4e7be076dc9838d0e0801c940ccdba08
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 13 23:41:22 2008 +0800
remove unused init/fini hooks for xvmc driver
commit 1c0e4958564588162bc22a980567436dfc9d1e56
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 13 10:15:55 2008 +0800
Always bind memory after agp aperture allocation
This fixed the crash appearing for Xv buffer memory, which appears
allocation and free happening in stolen memory. We should always
try to bind for stolen memory for correct protect setup, otherwise
we might get fault that stolen memory protect reverted to non-r/w
after previous free and unbind.
Credit goes to Lukas Hejtmanek to identify the real problem of Xv
crash!
commit 2e2372912ed9bc0d86e8960653ef0bfce5cf99ab
Author: Eric Anholt <eric@anholt.net>
Date: Wed Mar 12 11:38:56 2008 -0700
Eliminate local variables defined in i830 BEGIN_LP_RING().
This lets us get better sanity asserts, and avoid mysterious braces when you
do two BEGIN_LP_RING()s in a single function. Potential minor performance
loss isn't too exciting, as ring access is about to become a compat path
anyway. This change also removes the requirement for ring emits to be aligned
to dwords.
commit abf11a274e14535630742fe4c41cc0ae92555293
Author: Eric Anholt <eric@anholt.net>
Date: Wed Mar 12 11:03:26 2008 -0700
Separate i810 and i830 ring macros out into separate files.
I want to hack on i830 for changing it into a compat path for batchbuffer
without having to worry about the i810 stuff getting broken.
commit e04908853db74dc76718f6bc0dfb23b5ab3c5837
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Mar 12 15:44:58 2008 -0700
Add sysfs backlight support for Fujitsu laptops
Tested by Dan Williams.
commit 907399660b83b3939aab3dc7d0697197441e4ec8
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Wed Mar 12 12:33:36 2008 -0700
Add stdint.h to DVO drivers
Fixes the build for me (just following the git development guide on a
new machine).
commit 8563effc96195116c96f89a801c1de6ab982630a
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Mar 12 11:14:17 2008 -0700
Add stdint.h to i830_bios.h
Needed for new uint* usage.
commit c82d8e51c6ff9522ad0deb33399d13f3d6fef19d
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Mar 12 11:13:50 2008 -0700
Add pipe A force quirk for Thinkpad R31
Fixes #15036.
commit a8f4108bea0966406b0fcae8d062ae1cfb4afbb3
Author: Hong Liu <hong.liu@intel.com>
Date: Wed Mar 12 21:55:56 2008 +0800
Fix rotation mem with kernel memory manager in VT switch
Unbind and bind a DRM BO may change the buffer offset, thus
crtc may reference a wrong rotated memory after a VT switch cycle.
Destroying it here will cause its reallocation when entering VT.
commit cd73c6a5a78eac726b14ef242b8452c559c4c003
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Mar 12 20:37:41 2008 +0800
Pass default visual in dri context create
commit 21580add63307ca68790bf911243b8675f5f7c64
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Mar 12 20:37:17 2008 +0800
disable memory alloc debug
commit 5f272471878c896038b2c3f2bf704655d908828d
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 11 12:14:51 2008 -0700
Nuke more CARD* types from i810 driver. Untested.
commit 9a62d3b598cca3c28fa8b6313bba82983cc29ecf
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 11 12:07:52 2008 -0700
Remove i830+ driver's use of CARD*/INT* types for great justice.
Several uses are actually left, which are determined by the X Server
interfaces we're implementing.
commit 15f17aa682129c57d3864a355834edff06e91540
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 11 11:27:10 2008 -0700
Cleanse DVO drivers of CARD* types.
commit 642ba6278876ec945ad687c2b9624e532cd3f629
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 11 09:59:16 2008 -0700
Add support for brightness control to i915 textured video output.
commit ecdb5963ef6873ab82998dca6ca5186644666ec8
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Mar 11 11:08:25 2008 -0700
Add pipe A force enable quirk for Toshiba Portege R205-S209
Fixes #14944.
commit 4ea67e9b853e9ed61557780b87bd184fc81fd731
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Mar 11 13:54:33 2008 -0400
Crack down on warnings.
Fix printf formatting warnings, wrap a couple of long lines, nuke
unused variables, add missing #include <unistd.h>.
commit 9fd13e6773371c82b9799a5bda7c96ffa5cafe8c
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Mar 11 13:48:07 2008 -0400
Silence warnings about possible uninitialize use of dst_format.
Whoa, gcc got a lot smarter about warnings. If iXXX_get_dest_format()
doesn't support the picture format passed in it won't initialize the
uint32_t pointed to by dst_format and return FALSE.
What gcc now can detect is if dst_format is used without checking the
return value, it might be used uninitialized. This patch makes sure
we always check the return value before using dst_format.
commit 31654f52b084ebb32f69854dfb1c342c9da07928
Merge: a03aca1 02c0ffb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Mar 11 14:37:41 2008 +0800
Merge branch 'master' into xvmc
Conflicts:
man/intel.man
src/i830_driver.c
commit 02c0ffb1d8112a6fb03f9c8eae9ec1a1fca123ef
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Mon Mar 10 11:51:37 2008 -0700
Add pipe A force enable quirk for Dell Latitude D500
Fixes #14888.
commit a1cd37f94cb8efbde84ba0a46839fb8735dd3595
Author: Dave Airlie <airlied@clockmaker.usersys.redhat.com>
Date: Mon Mar 10 14:43:24 2008 +1000
quirk: add DVO ivch quirk
commit f2b9f387af7f618ad083b1ec8bee513ff2157d06
Author: Matthieu Herrb <matthieu.herrb@laas.fr>
Date: Sat Mar 8 23:36:56 2008 +0100
Makefile.am: nuke RCS Id
commit bf6d59ee98127ac6447848c4202c54d861a510d4
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 7 14:26:22 2008 -0800
Avoid setting reserved bits in SDVOx on everything 965-class.
This will likely fix SDVO outputs on G35 hardware.
commit 5915c75422c5277d530e7f8ecbdfe94654706efd
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Fri Mar 7 13:18:09 2008 -0800
Enable hardware overlay on 965
Based on Maxim Levitsky's patch for the same. Many thanks to Maxim for
discovering that this features still works in recent hardware!
commit 13ae79b415d944891cfdc2cd2d5397fec36a4e8e
Author: Dave Airlie <airlied@redhat.com>
Date: Fri Mar 7 08:04:37 2008 +1000
fixup pciaccess version detect
commit be08b61540e1edbb7673f0b6add0f1e32b136b3c
Author: Jesse Barnes <jbarnes@jbarnes-t61.(none)>
Date: Thu Mar 6 13:55:13 2008 -0800
Implement new get_property feature for backlight control
This should keep the backlight value reported by xrandr --prop & xbacklight
consistent with changes by other software in the system (like the hotkey driver
or kernel backlight driver).
commit 502e41f6dff91393cfeaf08c9ba312781d1b7267
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 6 19:32:29 2008 +0800
remove extra dri checking
And directRenderingDisabled already has config check result.
commit ea58d66cf778c0477c30e5bfe3142b64e8b971d5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Mar 6 19:31:33 2008 +0800
No ring, no sync
commit c823fb00a20f523f50a2779c36aa1c014ba01535
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Mar 6 19:29:22 2008 +0800
Pull chipset detection out of PreInit into its own function
commit 6b16cee0786b636dc849826193b26e898832a73c
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Mar 6 19:27:42 2008 +0800
Account for FBC LL cache in memory reservation
When we reserve memory (memory that won't be managed by the kernel) make
sure to reserve space for the FBC LL cache as well.
commit 6f04d02471f1cebc76eab637a9a78c4004fd3cc9
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Mar 6 19:27:07 2008 +0800
Move MTRR fixup to its own routine
commit 750beb9232b51223d8e650878ce8dad071f0d0b3
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Mar 6 19:24:47 2008 +0800
Refactor memory allocation into a separate function
This simplifies the memory allocation code and fixes a number of bugs.
Prior to this change, some flags may have been set after memory
allocation occurred, meaning they had no effect. It should also make
the allocation logic clearer.
commit d466b25d09bbe85abe84d9d7714ffb65fafe7593
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Mar 5 13:38:58 2008 +0800
Really print adjusted_mode for mode debug
commit d767eabe534be7f7bdcbf00614a8901124ac911f
Author: Hong Liu <hong.liu@intel.com>
Date: Thu Feb 28 13:51:18 2008 +0800
Fix DPLL programming in CRTC mode set
The following patch fixes the display problem on internal development machines.
The code in commit 3c22ed633be2ac96eea7bc533839e956f1f31b84 (Jesse's force pipe
A enable patch) broke DPLL programming. Moving the DPLL set back up in the
function solves the problem.
Fix for internal bug #309.
commit 4936e097028b91f4bdc2d9101dc49f6fe586e718
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Mar 4 08:52:40 2008 -0800
Change FBC idle mode back to default
Use the "immediate idle" mode for FBC. Rather than waiting for the current
compression pass to finish before signalling to the CPU that it's idle, this
mode should stop any current compression pass and tell the CPU that the GPU is
idle right away.
Seems to fix #13326.
commit 02a3b80ee8341968dbce5b7cb871b187db5ff805
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 29 11:13:34 2008 +0800
Bug 14591: comment out MI_DISPLAY_POWER_DOWN as for 965GM only
commit ea7c7d088e0a3c3b7ab2bdd0475aa13379764bf4
Author: Peng Li <peng.li@intel.com>
Date: Wed Feb 27 11:56:55 2008 +0800
HP Compaq 6730s has no TV output
commit fdc25cb0ca7d479051cee66a032f9ee1b68db98a
Author: Mark Kettenis <mark.kettenis@xs4all.nl>
Date: Tue Feb 26 17:26:50 2008 -0800
Bug #14649: Fix build if pciaccess headers are not with other xorg headers.
We failed to include the pciaccess header flags in our build. Even if the
server was to include those flags for us, it would leave us broken for the
tools-only case, and it's easier to just put the flags everywhere so we avoid
future copy'n'paste mistakes.
commit e55d86f654aa9dd4951b441636c8ca4b37786daf
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 26 12:26:23 2008 -0800
Fix SDVO I2C access on Mac Mini in EFI mode.
The GMBUS was being left in SDVO pin access mode, which blocked our bit-banging
access to those pins. Thanks to Peter Jones for quick debugging turnaround
in getting this fixed.
commit 6935c732c351585f31e2094c4201a00e3d5529b3
Author: Julien Cristau <jcristau@debian.org>
Date: Mon Feb 25 14:47:02 2008 +0100
Look for src/{modes,parser} in $srcdir, not in objdir
This makes the detection work in case configure is run from another directory.
commit 66cdccb021a4748b2af41e415c36ed58ca808df6
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Feb 25 14:29:09 2008 +0800
Fix overlay rotation
Track current covered crtc rotation in port's private,
and fix overlay rotation transform to be against crtc mode
coordinate.
commit 975d7833bc844485c7043538336bddcba7f7f90e
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Fri Feb 22 11:41:25 2008 -0800
Add quirk for DVO channel selection
Some machines want DVOA, some DVOB. We can use this quirk to differentiate
them until we come up with a better solution. Patch from Hong Liu.
Fixes #13722.
commit 33802b6ee3c298bae4d2b6f464ee5cc730a58506
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Feb 21 08:43:34 2008 -0800
Add pipe A force enable quirk for ThinkPad X40
ThinkPad X40s need this quirk or they'll crash frequently.
Fixes #14521.
commit 444984a578aae92ff55c06da897ea1d23679e706
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Feb 21 08:37:42 2008 -0800
Remove side effects from VGA debug code
The VGA register dumping code was leaving ARX in data mode rather than index
mode, which could cause problems for later software accessing AR* registers.
Fix it to make sure it's in index mode when we're done.
Fixes #14434.
commit 28049540d8a9f79401fcfeb90784f5a528e7b34f
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Feb 20 13:08:27 2008 -0800
Fix DSP*CNTR restoration
When checking which pipe a given plane was associated with, we weren't properly
masking the pipe selection bits. Fixes #14481 and should allow the driver to
work with vesafb again.
commit 293120bfc40a5b828567551954d8312639e73578
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Feb 19 21:13:45 2008 +0800
Don't leak memory if no DMI info is provided by kernel
commit cdc5cb7c3d24f36a30fb931b43ec6df8294709e2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Feb 19 08:51:53 2008 +0800
Fix last 8XX clock's p2 value commit
My fault to change Hong's origin patch reversely.
commit be0591880f20bdcbae159d5ab47113b6cc6fbffe
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Feb 18 14:35:06 2008 +0800
Fix Lenovo X60 TV quirk
Z61 has same subsys ids with X60, but does have one S-video
TV out. Use DMI info instead to quirk TV on X60, X60s.
commit d5e564c5f24b0d9320bc4908693d37e7e6d68bc6
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Feb 18 14:32:32 2008 +0800
Add DMI info for i830 quirks
Linux kernel has CONFIG_DMIID to export dmi info
through sysfs.
commit 4a42b01f5ee5a673716d6959dfe0e693b037eb48
Author: Keith Packard <keithp@keithp.com>
Date: Sat Feb 16 18:16:12 2008 -0800
Decode DSPCLK_GATE, dump PIPE*STAT, MI_MODE, MI_DISPLAY_POWER_DOWN, MI_ARB_STATE, MI_RDRET_STATE, ECOSKPD
commit 663313559873208c00c3d3748b99d837949ecdf2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Feb 15 13:20:22 2008 +0800
Bug #14440: fix stolen mem size mask on i830M
For i830M stolen mem size mask should always be 0x70.
Use 0xF0 for later chipsets should be ok, so behavior is
identical to kernel agp.
commit 8c8ca16120927fc2d3cf8bcd5212a4227a280708
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 8 11:34:04 2008 -0800
Add a little program to output the stepping information for several chipsets.
commit f5896dcd1f5a964dce024ab8887ac8a79f7093a1
Author: Jesse Barnes <root@nietzche.virtuousgeek.org>
Date: Thu Feb 7 11:56:28 2008 -0800
Add CACHE_MODE_0 register to dump output
commit d59eaa8b1e6eeb9775c9d21c7a5fd28f25b2bc3a
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Feb 6 09:35:43 2008 -0800
Only disable FBC if registers are available
The call to disable FBC should only occur if the FBC feature is actually
present or we may end up hanging on a read from a non-existent register.
commit 83a071e2c01eb71462273f25d86d77159ac51114
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Feb 5 17:09:19 2008 -0800
Fix build warnings on 64 bit
Use PRIx32 for printing CARD32 types, and PRIx64 for portably printing uint64_t
types. Requires the addition of a new include, inttypes.h, to work. Hope C99
is ok with everybody...
commit abf4b0cafa038e97bd7a6e5ba107b822117b9ccc
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Feb 5 13:30:51 2008 -0800
Only enable FBC if one pipe is active
Some chips can't support FBC if multiple pipes are active. So if more than one
pipe is on or we're going from one->two pipes enabled, make sure FBC is
disabled.
Intended to fix 13418, 13326, 13152.
commit f79a585d57c61fbe9af5684a336918e1fe3e8416
Author: liuhong <liuhong@devlinux-hong.sh.intel.com>
Date: Tue Feb 5 11:04:34 2008 +0800
xf86-video-intel: fix ivch using wrong dvo register
We use the wrong DVO output register for ivch which is used for DVO LVDS.
Vbios enables DVOB and driver never touches it, so everything seems
working correctly now.
commit cabed67b6a0e4dd408eeb8d2083269100a65933c
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Feb 5 11:36:24 2008 -0800
Program FBC fence offset register
Just a partial fix for some of the FBC issues people have been seeing. The
other half is to disable FBC if both pipes are running.
commit 332587081fb05d284864aabe608dd9988eee3d44
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Feb 5 10:34:55 2008 +0800
Fix last commit on i8xx debug p2 value
commit 2d18a299cf39f2ecf9bd3ba8407f892566b2edcc
Author: Hong Liu <hong.liu@intel.com>
Date: Tue Feb 5 09:10:48 2008 +0800
Fix PLL reference clk debug dump
commit 9536515d7717969795edc1b80d6e6a36820dd575
Author: Hong Liu <hong.liu@intel.com>
Date: Tue Feb 5 09:06:14 2008 +0800
Allow non-strict free order for bo_list
commit 11de831cb706025c003e98fef6d666d273192bcd
Author: Hong Liu <hong.liu@intel.com>
Date: Tue Feb 5 08:58:44 2008 +0800
Bug 10584: Mac Mini EDID data assigned to TMDS output
EDID data for TMDS output got from crt should be applied
to TMDS output on mac mini.
commit 95327571134d8ebb9d936d80b70c2f642393aa9f
Author: Hong Liu <hong.liu@intel.com>
Date: Mon Feb 4 17:14:23 2008 +0800
Bug 10773: fix i8xx pll p2 value in i830_crtc_clock_get()
Also fix debug dump, slightly modified to use macro instead.
commit be1b568bc2379856c3eaaed365002512bebc218c
Author: Paulo Cesar Pereira de Andrade <pcpa@mandriva.com>
Date: Thu Jan 31 22:47:18 2008 -0200
Make sure symbols used by other modules are public.
These symbols must be explicitly exported, otherwise if compiled with
hidden symbols, LoaderSymbol (and dlopen) will fail to find them.
commit cc1031a834b81aa6f835c282ad86deddabe229a0
Author: Mark Kettenis <mark.kettenis@xs4all.nl>
Date: Thu Jan 31 21:02:48 2008 -0800
Bug #14246: Fix biuld on OpenBSD.
commit b1e1c7cd993ab4f1935d750eb8852e74be757e53
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 30 23:01:04 2008 -0800
Add detail on different units to intel_idle.
commit aa3ac79759581b5eb05293a8cbcf89eb5b76712c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jan 31 18:26:46 2008 +0800
Don't crash if SW cursor
In case of device option or hw cursor allocation fails.
commit 2e43bec8731ba1b172f7a0bf867bbb5c1adbda2d
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Wed Jan 30 18:59:12 2008 +0800
Frame buffer compression support on new chipset
commit bf629466a46c4037ec7b7cc5ee16be947618bd68
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 30 18:55:20 2008 +0800
hardware status page initialization rework
Order hardware status page setup more reasonable after
all memory bound, in case new chipset requires non-stolen
page and that could be bound then.
Also clean up drm irq handler install function, and put
first install in starting stage later than status page setup,
so we won't make device cry for uninitialized status page.
commit 04032dad28baab80131edbe8fe58aade8149bb71
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 30 18:52:32 2008 +0800
Wrap up chipsets which needs graphics address for status page
Also add support on new chipset.
commit b9c3fa79d9fd48c34536f92e6c1c70fe3a619410
Author: Keith Packard <keithp@keithp.com>
Date: Fri Jan 11 15:51:00 2008 -0800
Add intel_idle to measure GPU load ratio.
Samples GPU idle register to detect when the GPU is busy; prints out the
number of busy samples per 100 total samples once per second.
commit 5d9e67aec3ce458d22b7febd3819542abb360534
Author: Erik Andren <erik.andren@gmail.com>
Date: Fri Jan 25 11:06:01 2008 +0800
Clevo M720R has no TV-out
commit 6bf53eb48f40ad0c8ea9679ee634447410821b4f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Jan 25 16:59:13 2008 +0800
Set vtSema before EnterVT
Which was missing in our ScreenInit and initial EnterVT.
This not only causes failure in initial rotation with TTM,
as we won't bind in rotate_mem alloc in this case, and hide
another bug that we call randr12 function in I830LoadPalete
before we call xf86RandR12Init.
commit 94a18fa1f8141837bdab32e545da7a7aed1cc396
Author: Julien Cristau <jcristau@debian.org>
Date: Thu Jan 24 15:24:40 2008 +0100
Don't build reg_dumper if we don't have pciaccess 0.10.0
The pci_device_map_range() function was added in libpciaccess 0.10.0, and
is used by the reg_dumper tool. Don't try to build it if we have an older
libpciaccess.
Also make sure that util-macros >= 1.1.3 is available when running autoconf,
because it's required for the PACKAGE_VERSION_* macros.
commit d341e41c863f1212bf2c6b84782a7e472b6612a1
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jan 24 10:40:18 2008 +0800
Clear shadow memory after allocation
commit 88a1041c5361964d37107c22d77feaa1b2160656
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jan 24 10:36:06 2008 +0800
Fix i830 block handler wrap
which was observed in rotation crash with stack overflow.
commit db0a7c569e383436a2725e1e74f35fb426da1196
Author: Andreas Stawinoga <a.stawinoga@gmx.de>
Date: Thu Jan 24 08:51:09 2008 +0800
Samsung Q45 has no TV output
commit f54bba7600647c76fe3bd2d0133edc06dbea6a05
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Jan 22 00:48:23 2008 +0800
Add missing i830M and 845G pci ids info
commit 633dbd28218fd8a746c1735fd44a14f35bd07faa
Author: Julien Cristau <jcristau@debian.org>
Date: Thu Jan 17 22:34:21 2008 +0800
Bug 14032: i810, set default depth to 16
X fails to start without an xorg.conf on i810, because the default depth set by
the server (32) is not supported by the driver. I think the driver should
default to 16 bits (it supports 24, but when I tested it that didn't seem to
work very well, and dri is disabled at 24 bits depth anyway) instead of letting
the server use 32 and failing later on.
commit 4fec18e07f2b23306e885d63c74661ae0e4b04d9
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jan 11 10:28:59 2008 -0800
Turn on backlight when LVDS panel is powered up
In some configurations, the LVDS may be off at startup along with the
backlight. So when turning the LVDS on for the first time, we may also need to
set the backlight to a non-zero value. So try to use the saved value if
possible, but if it's zero, make the backlight full brightness when turning on
the LVDS.
Note that this is slightly sub-optimal for configurations where zero is a valid backlight brightness.
Fixes fdo bz #13958.
commit b5cf8faf8102e6313c23de87a680cc327ac95478
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Jan 10 14:25:18 2008 -0800
Remove unnecessary quirk code in CRT probing
Since we return early in the CRTC DPMS code, keeping the pipes & clocks
enabled, this code is no longer necessary. As an added bonus, VGA connections
should be reported correctly even when the pipe A quirk is active.
Updates fix for fdo bz #11432.
commit 3c22ed633be2ac96eea7bc533839e956f1f31b84
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Jan 9 09:47:38 2008 -0800
Add pipe A force enable quirk
On some platforms, the firmware may read & write GPU registers on lid close,
suspend/resume time or during various SMM events. If one of the graphics pipes
is disabled at that time, the GPU may hang due to the programming dependencies
of the various registers.
This patch adds a quirk to force the driver to keep pipe A enabled if
necessary, through user configuration in xorg.conf or via a platform specific
quirk. Leaving the pipe enabled comes at a power cost however, so the quirk
should only be enabled when strictly necessary.
Fixes https://bugs.freedesktop.org/show_bug.cgi?id=11432.
commit d3b41bcf231a6ffd289c128c06aa619f554a776c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 9 21:28:25 2008 +0800
Disable frame buffer compression on new chipset now.
commit 2f0c0427dc4113bac64cda07c6365df1f0637697
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 9 21:27:42 2008 +0800
Update PIPELINE_SELECT instruction and surface state format for new chipset
commit 139e9affdd49dcbe08e260a0a2bd001de16566e6
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 9 21:26:57 2008 +0800
GTT access change for new integrated graphics device
commit 4f288ff2d1e7d28bf49167f073fbce21492a7c32
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 9 21:25:47 2008 +0800
Add new integrated graphics chipset ids
commit f089942689df622b1af00569eade4883a84eb7a3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Jan 3 11:28:18 2008 +0800
Change origin i965G_1 to chipset market name G35.
commit 71143200ed66cb9dcc1f9edf98128be80b05619c
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Fri Jan 4 15:01:25 2008 -0800
Don't modify low bit of BLC_PWM_CTL when using combo backlight control
On some platforms, the low bit of BLC_PWM_CTL is wired as a 'max brightness'
flag, rather than a regular part of the backlight duty cycle. So when in the
combo mode, divide the total number of backlight levels available by two
(tossing one bit) and adjust the programming in the set_brightness routine.
Note that platforms with this behavior may need quirks added so that they work
by default.
commit b434bf4029d1a405216454629bcea717c779ae5a
Author: hulifox008 <hulifox008@163.com>
Date: Fri Jan 4 02:46:54 2008 -0800
Fix copy'n'paste-o in unused airlied i2c code.
commit f2ffc0f6e038357dda268363e52c11ada1d0b810
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Jan 3 11:16:15 2008 -0800
Fix compilation error when not using DRI
This patch complements 88f8b688e2316ae4a1f7485f0010ce90de54783a which
added uint64_t typed variables to avoid unsigned long overflows in
32-bit architectures but didn't include <stdint.h> with the required
definition.
When XF86DRI and _XF86DRI_SERVER_ are defined this header gets
indirectly included through "i830_dri.h", thanks to "i830_common.h"
which masquerades this problem as released in 2.1.0 and that manifests
with :
In file included from i810_driver.c:88:
i830.h:137: error: expected specifier-qualifier-list before 'uint64_t'
i830.h:240: error: expected specifier-qualifier-list before 'uint64_t'
Patch from Carlo Marcelo Arenas Belon <carenas@sajinet.com.pe>
commit a03aca101d4d51ed2279a99d1137ce3b7ef364e2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 2 14:11:31 2008 +0800
xvmc: setup driver info for XvMCGetDRInfo request
User don't need to have XvMCConfig file then, if ld.so can
find libIntelXvMC.so in ld path.
commit 0fd769b5882058e5ebf17ee1c1e35b4a3d46e6b0
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Jan 2 13:57:23 2008 +0800
xvmc: add context id info in debug/trace
commit 83d304c61ad5fdc58b0a9309dbd1e5a3f6cd9b01
Author: Nanhai Zou <nanhai.zou@intel.com>
Date: Wed Jan 2 10:50:44 2008 +0800
TV: fix 576p refresh rate
commit a2bb2afd24c95e056b801c85dc12daeac54b37f0
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Dec 28 15:52:12 2007 +0800
xvmc: move drmOpen earlier
remove wrong comments
commit 96246c27cb836bae8ee02c46c68a1f2102efd14b
Author: Joakim <elupus@ecce.se>
Date: Thu Dec 27 17:09:02 2007 +0800
Aopen Minipc 965GM LVDS quirk
commit 666e01bd426a553f23eeb5040ecbc28b4abb87da
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Dec 26 09:51:09 2007 +0800
xvmc: add info in intel.man
commit e75d0c20e3b02f649b62ac9da7f41bb43d0f3d80
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Dec 26 09:37:34 2007 +0800
xvmc: make XvMC default on
commit ed9ff6f30fff33fe2d60715f1b503047f8e1ef01
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Dec 25 08:32:47 2007 +0800
xvmc: consolidate put surface interfaces
Make surface list track like context list, and move
generic PutSurface code out of i915. So MC driver just
needs to fill specific the command params, and we can
get one single type of intel xvmc command to issue,
ddx driver's put_image_size got removed.
Fix last commit with missing XvMCContext assignment.
Fix priv_data free with apropriate X11 XFree.
commit f0ced5edaeec3e7741828eab728417843326d56f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Dec 24 10:53:57 2007 +0800
xvmc: store XvMCContext pointer instead of context_id in internal ctx list
commit 216ad7398742f2f80b5477e89f827acb351b4d72
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 20 13:39:32 2007 +0800
xvmc: add disable xvmc build support
Move xvmc source files under XVMC config
commit a811ca30659e8c477027ea9c91fb9fc516fdabc7
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 20 13:08:07 2007 +0800
xvmc: handle surface create/destory in generic code
commit 5f961f28310a1cd19967df2034b0452bf4446394
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Dec 20 12:51:06 2007 +0800
xvmc: move dri context handling to generic code
Use XvMCContext's context_id for dri context handling instead
of driver private id. Remove unnecessary field for i915 private
structs.
commit 73827e78357ab3f30a21f159ecdfb26dd0ea889b
Merge: 3cf8627 f69b48f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Dec 19 22:47:02 2007 +0800
Merge branch 'master' into xvmc
commit f69b48fe24ef94dac44b8123884ca71df675be4b
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Dec 18 18:10:33 2007 -0800
Unconditionally restore pipe configuration
This is a partial fix for #13196, which covers both leaving pipes disabled at
server exit time and problems with restoring the pipe configuration on certain
chipsets. It restores the pipe configuration unconditionally (previously we
made sure the PLL was running and we weren't in VGA mode) but also adds some
additional PLL settle time to the PLL register write paths.
commit 4757a218d733af12d04674455fc6e1fad48a1cd0
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Dec 18 19:37:46 2007 +0100
Always set pPriv->buf to NULL after freeing the memory it pointed to.
Fixes https://bugs.freedesktop.org/show_bug.cgi?id=13108 .
commit 5cbb4110116f6d4187fd27660a78203caa1da46b
Author: Adam Jackson <ajax@redhat.com>
Date: Thu Dec 13 15:10:43 2007 -0500
i830_sdvo_mode_valid: Fix return values to match what we actually check.
commit e03bc385e924222d3d5f3c9a8d65e1ef63b858dc
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Dec 11 13:28:01 2007 -0800
Add cscope files to .gitignore
commit e720ae4476c3f986f623ce0f0ab9775b8b9b7e05
Author: Jesse Barnes <jbarnes@jbarnes-mobile.amr.corp.intel.com>
Date: Mon Dec 10 13:00:14 2007 -0800
CRT hotplug detection improvements
Patch from Hong Liu.
Fixup CRT detection by making sure the pipe is enabled before CRT
detection actually occurs. Fixes bugs Hong was seeing on G35 and other
machines.
commit d9df93578b74785c08ba860b4c9aa23b0c89c91c
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Dec 10 16:41:24 2007 +1000
ivch: fails on address mismatch as I seem to get this on my 865 system
commit cd6f83519c69f72f146fea59afbd6a3542da783a
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Dec 10 05:49:58 2007 +0800
Fix tv quirk for Dell Latitude X1
which is actually 915GM, reported by
Andreas Schildbach <andreas@schildbach.de>
commit 13ec9c8141a9f794258869a04a6bab59dac5eefa
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Sun Dec 9 00:52:13 2007 +0800
exa: fix rendering issue on some 855GM laptops
This trys to initialize more 3d states on i830 like mesa
code, which fixes exa rendering failure for some 855GM users.
commit e2d9fd6425584119f28768d85c4b7d106ecf8742
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Fri Dec 7 16:30:46 2007 -0800
Describe output properties in more detail
Add descriptions for LVDS and TV output properties and also mention the EDID
property a new output configuration section.
commit 6f92200db39a790c95c1fac64baf0bd41a70e481
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Dec 5 08:10:17 2007 -0800
Fix backlight setting save/restore
We need to save the current backlight value at LVDS init time, as well as when
we change the DPMS setting. Also, since 0 is a valid backlight value, don't
set the backlight value to maximum at startup if the value happens to be zero.
These fixes should make the backlight user experience much more consistent and
hopefully less frustrating.
commit 4c1fa5235555c9ef3de1eebd006c4e91283362bf
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Dec 4 18:27:24 2007 -0800
Add BCM_ to backlight control method enums
Avoids polluting the global namespace with such generic terms.
commit 30d74f1b1f30e751d2c47aa63a4a2043e71467dc
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Dec 4 18:23:44 2007 -0800
Use "LEGACY" backlight method if backlight control is such
This may regress the user experience a bit (fewer backlight levels) on machines
where both the LBB and native registers work, but it's better that it work for
everyone than work extra well for some and not at all for others.
commit 0e554e6dd4da56be24d2f971ff4cd4d585936724
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 4 10:32:45 2007 -0800
Remove extra have_libpciaccess=no that broke tools build with old servers.
commit 3cf862717688aa679b5e667cd041ddd6f5db0b58
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 29 23:12:16 2007 +0800
xvmc: add "XvMC" option, default is false.
commit 6da4b7a80cdf730018435fe84485ecdad62bc860
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 29 22:56:13 2007 +0800
xvmc: move batch buffer init/fini code into generic
commit 75ef3e669dac1259d282dcc8f54b197fc19f22b3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Nov 28 22:13:55 2007 +0800
Replace ALLOCATE_LOCAL/DEALLOCATE_LOCAL with xalloc/xfree
commit df47b7ba57f3e7dc8bac1898679186d9d48639ac
Merge: df718a7 7f9ceff
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Nov 27 01:13:43 2007 +0800
Merge branch 'master' into xvmc
commit 7f9cefffbf44a2d07b51cc13aaf2d54fcd8f2f22
Author: Alan Hourihane <alanh@tungstengraphics.com>
Date: Fri Nov 16 15:56:08 2007 +0000
vendor is CARD8
commit df718a77c854c9110a81c2bc2a32a9aac85850f2
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 16 16:08:06 2007 +0800
xvmc: add xvmc decoder type string
commit a03a758db0df615fbb44dae1ab6910bfeaeb54f9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 16 15:49:10 2007 +0800
xvmc: move some i915 context destroy code to generic function
commit 7bfbcb4dc7806ae7543f230373e67f35ba30668d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 16 15:43:04 2007 +0800
xvmc: clean batch buffer finish
commit a6e8f4ef0481c66fda4f22fcc4bb0ef9c000f0cd
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 16 13:51:44 2007 +0800
xvmc: remove i915 drm map type
commit 4a2b0f340357c4ca58dc9586fad1337b83966362
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 15 18:36:54 2007 -0800
Fix typo in 1920x1080 resolution entry
commit 6c68fcc93917565712b6a9386df54d0204e4ea8f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 16 10:04:46 2007 +0800
xvmc: more i915 xvmc cleanups
commit 04b60b6d3436fb57163c23acf335364f0ea2f79c
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 15 11:49:53 2007 -0800
Bump version to 2.2.0
commit 6eecef4fed8a21dfdabef42eb69fd150b96167b2
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 15 10:10:59 2007 -0800
Adjust default TV out paramaters
According to several users, a default brightness of 0 results in much better TV
output. Improved control of these parameters will be provided by Randr1.3,
which will standardize several output properties across various chips.
commit 7552d80e367fe38bbc594fe94abd649917fe54d5
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 15 10:07:34 2007 -0800
Add 1920x1080 mode to TV out
Allows users to use 1080p modes on TV out, see bug #13034.
commit e56c166ceb8c1ceddd5020e8de2d0b9d51f535a4
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 18:34:18 2007 +0800
remove unnecessary i830_reg.h includes
i830_reg.h only contains 3d engine cmds for 8XX chips.
commit 6f3de19159cd7a2d73ed212add909edb3aedce9c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 18:33:27 2007 +0800
Move fb compression reg definition into i810_reg.h
where we put MMIO control reg in, and shared with intel_reg_dump
program.
commit 1ff97991a4954d508cc260dda82b7678010d13c9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 17:01:31 2007 +0800
xvmc: intel_xvmc.c cleanups
commit 1cfdf192882b856bfc93b735cfb9cb813cac3fdb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 16:38:21 2007 +0800
xvmc: remove unused SAREAPTR macro
commit d9ea2fbdcce3c7c91428846eff43b65ac340f38d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 15:25:35 2007 +0800
xvmc: i915 rename files
commit 06c0579df8d45f7f04b96956353d5f86cf59148f
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 15:01:56 2007 +0800
xvmc: some code clean up
commit 4983e3401390654098dbf99dcfb45bab060b068c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 13:56:24 2007 +0800
xvmc: move locking code into generic place
commit bcd656c8dfe7309a5cf02ce1da8bc747ccd6e21c
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 11:18:38 2007 +0800
xvmc: oops, should first map batch buffer before init
commit 0464af581b0fcfc4d1c7fec8160d812262086177
Merge: 2256519 e56c166
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 11:05:44 2007 +0800
Merge branch 'master' into xvmc
commit 22565198b360826ba10e7ca05d272c419054dc08
Merge: 619044b e64f492
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 18:53:22 2007 +0800
Merge branch 'master' into xvmc
commit e64f4929690a57701241334fbca17e95b39ba3d4
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Wed Nov 14 16:44:34 2007 -0800
Backlight fixes
Open the "actual_brightness" file as read only, since we only read from it.
Also set an initial backlight_duty_cycle at init time so we don't set the
brightness to 0 at startup.
commit 53e3693ef13f31f3fc33bcff7286ab2b03b2d430
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Nov 14 16:24:56 2007 -0800
Disable FBC by default on 965GM
Several people have reported that they see frequent FBC related display
corruption on 965GM, so disable it for now. Users wanting to enable it can use
the driver option "Framebuffercompression" to override the default.
commit b2726899bc6ebd108aa4a5dd66fe1d881bb778b3
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Nov 14 15:49:41 2007 -0800
Add more FBC regs
Needed for the new debug code
commit b7bc694c6b98dac17763426d905a22d3ae17a018
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Nov 14 15:46:57 2007 -0800
Fix kernel get_brightness function
We need to look at "actual_brightness" rather than "brightness". The former
contains the brightness value the kernel driver has actually set, while the
latter is merely what the user requested.
commit 9ee96ed02aacd953ab58288fddf0fa60f60b668e
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Nov 14 15:44:56 2007 -0800
Correct FBC debug message
To be consistent, it should say 'plane' rather than 'pipe'.
commit 675b9471d84059496ca41d427a4f95d419f82be9
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Nov 14 15:17:05 2007 -0800
Add FBC registers to register dump output
Just for completeness.
commit a2a0821e74a61f53cc7f0c41ce629644ad712114
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Wed Nov 14 11:30:20 2007 -0800
Don't stop ring before restoring hw state
Some of the hw state restoration callbacks may want to use the ring for various
things like stopping video playback, so leave the ring enabled until we get
back from RestoreHWState. Also rename the functions so that their purpose is
clearer and remove a couple of redundant lines.
commit 619044b242d4abf605b42cfff538b63f445fe709
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 02:23:07 2007 +0800
xvmc: move batch buffer init/fini to intel_batchbuffer.c
commit ae805ac379ccfdae9ee272896665e73f5bc7d2cf
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 15 02:13:07 2007 +0800
xvmc: take out batch buffer handling code
commit ad3bc0158d37e98fcbbe6a8e31413c142a260424
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Nov 14 22:46:46 2007 +0800
Don't enable fbc with XAA or tiling is off.
This slightly reworks my last fbc patch. We don't
support tiled front buffer with XAA now, so also
disable fbc on it. If tiled alloc failed, disable
fbc too.
commit 26194e19e1c80615697016e25640d4c8c244353f
Author: Keith Packard <keithp@koto.keithp.com>
Date: Tue Nov 13 22:26:40 2007 -0800
Review PLL spreadsheet and update register ranges.
The PLL spreadsheet makes the precise register ranges allowed for each mode
quite clear, and shows a few inaccuracies in the b-spec. In particular, the
N register value may range from 1 to 6 instead of 3 to 8. This should close
the gap we've seen in the reachable frequencies.
commit 581509321e51becb8ee6ddcfaa15a2a713c9ef8e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Nov 14 22:16:04 2007 +0800
Remove one redundant line.
commit 8cea3c8cfa86600b5f2c3e1f21c19d4b2a320fd4
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Nov 14 22:13:30 2007 +0800
Don't setup fb compression if fb is not tiling
commit 539b669d6e23833a917a9b0d3a355d4283e0b76a
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Tue Nov 13 17:59:54 2007 -0800
Remove harmless error message
This really isn't an error in general. If vblank pipe setup really fails for
some reason, it'll be obvious enough when the user tries to use vblank events
for something.
Patch from Hong Liu.
commit e8db8584ae4860aa991c916126335b287a972d5b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Nov 14 00:11:20 2007 +0800
xvmc: attempt to move batch buffer code out of i915 private
commit 11c0e0dbef42f1ae77a77d534870d3e9821fb017
Merge: c838f72 43fbc54
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Nov 13 22:44:06 2007 +0800
Merge branch 'master' into xvmc
commit 43fbc547786cf26514f95bce79fab58a66c291bf
Author: Jesse Barnes <jbarnes@jbarnes-mobile.amr.corp.intel.com>
Date: Mon Nov 12 12:23:41 2007 -0800
Improve backlight control
This commit fixes backlight support for several platforms.
Except on recent machines supporting the IGD OpRegion specification,
backlight control is rather platform specific. In some cases, we can
program the native backlight control regsiters directly without any
trouble. On others, we need to use the legacy backlight control
register. On still others, we need a combination of the two. And on
some platforms, none of the above will work, so we go through the
kernel backlight interface, which provides a platform specific driver
for backlight control.
commit 10988c5e6ec0f3c40d56bbf209b7976627cca706
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Mon Nov 12 09:19:22 2007 -0800
Fix typo in PLL enable check
Check against DPLL_A instead of DPLL_B before writing PIPEACONF.
Thanks to Colin Guthrie for his sharp eyes.
commit ab2055ebb20aa6de121fa377e488ce91913035ae
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Fri Nov 9 13:55:46 2007 -0800
Add 'ret' variable to i830_allocator_init
Needed in the XF86DRI_MM case.
commit 24280edbdf54e9559b26ea27c1b005eea73f51bc
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Fri Nov 9 13:53:58 2007 -0800
Fixup warnings
Remove unused 'ret' variable, move pI830 under #ifdef XF86DRI_MM in
i830_allocate_memory.
commit 4fe507957bf826d81a71cd63af17c5547d1023a1
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Fri Nov 9 13:51:11 2007 -0800
Remove unused 'palette_enable' variable
commit 62404a9c9c0d98efb69ac96209dea17331e0489c
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Fri Nov 9 07:55:01 2007 -0800
Update man page to reflect EXA by default
commit c838f7297f675ea9d82678ed37715955cb0a8a78
Merge: a9449ff 6f53568
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 9 19:37:07 2007 +0800
Merge branch 'xvmc' of git+ssh://zhen@people.freedesktop.org/~zhen/xf86-video-intel into xvmc
commit a9449fff4be8e6b3cc82914376420e3a66b960f5
Merge: a470f6b 177924e
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Nov 9 19:36:25 2007 +0800
Merge branch 'master' into xvmc
commit 177924e879564b7e9e70fd607141978bfd053fff
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Nov 8 18:16:48 2007 -0800
Bump driver version to 2.1.99 in preparation for 2.2 release
commit cb4e5796f0537ea5e0e646d473930c7b826c85d8
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Nov 8 18:13:47 2007 -0800
Default to EXA
If EXA is compiled into the driver, default to using it for acceleration.
Hopefully we can remove XAA entirely one day.
commit 43a59ab26b09fcc24de1ed7bd770bb622f899ceb
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 8 16:52:41 2007 -0800
Clear current video crtc on DPMS off
When calling the video DPMS off function, make sure we zero out the current
crtc so that it will be properly re-set up next time video is turned on.
Fix from Peter Clifton with changes by Keith Packard.
commit e784e152a8e84b6e447b55a5c7019e7b47e17621
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 8 16:37:53 2007 -0800
Fix overlay destination clamping
The overlay width & height scaling clamp check was reversed. Fix that and
update the comment.
commit b8770f710729d616b3ac72544aa522161a78f819
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 8 16:19:01 2007 -0800
Setup 3D state at EnterVT time
In the absence of full suspend/resume support in the kernel, we have to
save/restore state in Enter/LeaveVT. For 8xx chips, 3D state may be lost
during suspend/resume, so re-emit the basic setup at EnterVT time.
Patch from Peter Clifton.
commit 5f92b4c2db9712496b829ee239468e3d14e27d2f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 8 13:31:51 2007 -0800
Bug #12059: Add ch7019 to the list of supported devices for ch7017.
While I'm here, fix the chip description to be LVDS instead of TMDS in i2c
device.
commit eecd3ccedee6c4acf101591f7e60673660379e62
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Thu Nov 8 09:31:08 2007 -0800
Check DPLL status before writing PIPEnCONF regs
If the DPLL isn't enabled or is in VGA mode, writing the PIPEnCONF registers
may cause a hang or crash. So ensure the DPLL is in the proper state before
writing them.
Another excellent fix from Peter Clifton.
commit b434c1a437c407de88396b219560649c2dae82b2
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Thu Nov 1 12:06:07 2007 -0700
Framebuffer compression fix: front buffer may not be at fence 0
Fix a long standing bug in the framebuffer compression code (thanks to
Pierre Willenbrock!) that prevented FBC from working correctly if the front
buffer was anywhere but fence register 0.
commit 50d3693a6862028e50bc5ba8c788e7ea573c3eb8
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Nov 1 22:22:27 2007 +0800
Fix allocation reset for really not free BO allocator
commit ecd995d533d28b622afc71a20504d47c33ff5b8d
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Tue Oct 30 18:20:49 2007 -0700
Fix builds without DRI
commit 7c88b58a93fce9fda59b6344acb87af16336e287
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Tue Oct 30 18:20:15 2007 -0700
Clear compiler error: "void functions cannot return values"
commit a470f6b2ca291e305979dd9223885a50dc0b334b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Oct 26 22:40:47 2007 +0800
try to move some fields to xvmc driver structure
Still a lot of things to move include batch buffer, lock, context,
surface resource handling, etc.
commit 6f53568cd2aeeec6bd8c1f1d9f9c5ecadc5c62f9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Oct 26 14:58:43 2007 +0800
Fix DRI context creation for XvMC
commit d2c78f82c20f33fc9c22cab8a7ca161e57a34bf8
Author: Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
Date: Wed Oct 24 19:34:12 2007 +0200
Adapt to DRM Lockfree and setStatus changes.
commit 78aaec0ffc711742bf8ad77757ed8c15cc3f7a9f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 24 11:50:54 2007 -0700
Fix typo in my hand-application of rglowery's patch.
commit 021265fbec9fd4ee31bdc9767c0c0453479ea22c
Author: Rob <rglowery@exemail.com.au>
Date: Wed Oct 24 11:06:53 2007 -0700
Fix a crash in TV mode handling by initializing the prev field of modes.
commit ce9802edd25255f6c9c11e512b2ef905384b914d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 24 00:31:53 2007 +0800
fix xvmc return values
Use values defined by xvmc lib spec
commit 9c84543eb0fde4643eb7529eb6b08eacf57c12d0
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Oct 23 22:16:55 2007 +0800
add missing license header for new files
commit 87345e820d20f1a98216c52e156c2e18c15ffa44
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Mon Oct 22 14:22:37 2007 -0700
intel_reg_dumper - dump VGA AR registers too
Add a VGA AR dumping function so we can debug text mode problems too.
commit 90e4eafdf59edd966ed626107c3909b24737da8d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Oct 22 17:09:15 2007 +0800
revert xvmc memory allocation hacks
commit 167c56bcf82f0a6d72151b202e6d56f6e0d627f6
Merge: fc9368c 78e251d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Oct 23 00:12:22 2007 +0800
Merge branch 'master' into xvmc
commit fc9368ce7dacd52ef222559d20188ddcf2a85df5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Oct 23 00:09:06 2007 +0800
split xvmc user lib chipset drivers
commit 78e251db671e21bc859c9b505d391b70babee2dc
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 19 15:04:10 2007 -0700
In the clock graph, draw the VCO as erasures in the lines representing clocks.
This shows one of the reasons for the gaps: with the other settings, the VCO
is too low inside the gap. However, it also points out another issue: we
aren't using the high end of the VCO range due to some other limits being hit.
commit 9f9b888525b274036d301d6e06351583d0415f9e
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 18 11:25:24 2007 -0700
Warn in the log if we choose a PLL clock that's way out of line.
commit 1f8bf110394cc1df66aae9acf5c818145ae19b52
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 18 11:17:38 2007 -0700
Add some nickle scripts for looking at PLL issues.
While here, move similar nickle scripts under src/scripts/
commit 79636b8c776ae024518103c9fa137c8498c21d48
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 17 17:10:24 2007 -0700
Bump pciaccess version requirement for new API usage.
commit c824c45e72908b5b3fa832fec91c7b47f305180c
Author: Dave Airlie <airlied@optimus.(none)>
Date: Wed Oct 17 16:35:29 2007 +1000
intel: make block handler hook happen no matter what video is in use
This shouldn't make a difference now, but for upcoming EXA/batch changes it
will be more useful
commit aa88d23e615e7f154cf850927a0a7bb9fbb0d2f9
Author: Rob <rglowery@exemail.com.au>
Date: Wed Oct 17 09:19:19 2007 +0800
AOpen 965GM mini pc has no LVDS
commit 38900f55e2b50ea383f78adb016e3a02c3bd17ad
Author: Kyle McMartin <kyle@freedesktop.org>
Date: Tue Oct 16 16:38:28 2007 -0400
toshiba satellite u300 has no tv out
commit 74ac5de14ebb77aeb39d698e9e8d188c9d9abd76
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Oct 16 15:08:26 2007 +0200
Adapt to libdrm buffer object API changes.
commit d66e924680a3504aa1feb9c228145a95d1a16b1e
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 15 11:31:51 2007 -0700
In update_front_offset(), set pScrn->fbOffset even at EnterVT during init.
Failure to do so led to the memset() at EnterVT being done to an invalid
offset.
commit cc892d1ba1d87d08bdd04f857efc6b8f64620018
Merge: b52ce0b fd97edb
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Oct 15 22:09:14 2007 +0800
Merge branch 'xvmc' of git+ssh://zhen@people.freedesktop.org/~zhen/xf86-video-intel into xvmc
commit c94cdfd6ddbc580523737f596e97b96a7ce100b9
Author: Jesse Barnes <jbarnes@jbarnes-mobile.amr.corp.intel.com>
Date: Sat Oct 13 15:57:45 2007 -0700
Fix palette save/restore
When restoring the palette, we weren't checking to make sure the
associated pipe was enabled before writing the registers. In some
configurations, this led to a driver crash. Add new routines to handle
palette save/restore and verify that the pipes are on before we touch
the registers (could easily be changed to enable/disable the pipes
around the save/restore as well).
commit e04333a6352040bc883655d606923c912d005981
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 12 12:42:45 2007 -0700
Fix failure in tiling setup on non-power-of-two allocations on pre-965.
commit a1612b7728d4153499fe86b6713a13c8702cc7d9
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 12 12:42:06 2007 -0700
Use mprotect on unbound AGP memory to attempt to catch use while unbound.
This doesn't help with the most common use-while-unbound cases, which are
from the hardware side.
commit 3af442ba52550a9d183e215d49cc12dac0cb9e4b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 11 11:56:06 2007 -0700
Don't double-free the memory manager allocation.
commit 6c485ff5bd25e9aa6a3c1eb669843e6b969d94df
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 15:52:56 2007 -0700
Update memory manager sizing for the current set of LIFETIME_FIXED bufffers.
commit d47cf148776d74f9035863b23eefdc2b5893af08
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 15:45:51 2007 -0700
Move tiling fence register setup to bind time instead of allocate time.
This allows us to allocate tiled buffers in buffer objects. In the process
I removed the fence division that we had for tiled buffers on pre-965. If we
resurrect that code, it should probably be managed by just dividing all the
objects in roughly half and fencing those halves (to reduce the alignment
requirement), instead of using giant fences until we run out of space and then
trying to deal with scarce space on the last (or not) buffer. Halving
our tiled objects would use 6/8 of our fence registers on that hardware.
commit a6dc81a0864f9ab2f6fc1aa31002c0191f674ceb
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 12:37:19 2007 -0700
Allow front/back/depth to move over the lifetime of the server.
commit 132dce7565feeea1055899f8c1627766fe84c88c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 12:12:06 2007 -0700
Delay SAREA and mapping setup until EnterVT when using the memory manager.
Otherwise, we would use uninitialized offsets in the early setup.
commit 4ca3550fb7d488741f8dc1ba3c8722393277c3b8
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 4 17:02:15 2007 -0700
Rework DRI buffer mappings and sarea setup to allow for moving buffers.
While this has been a desired feature for some time, to allow for reallocation
of the front buffer, it was made more necessary by the desire to avoid
requiring a NO_MOVE buffer type in TTM because buffer objects may not be left
pinned over VT switch. This is a step towards making those buffers
movable and resizable.
commit f393a12d21eed668cf4771f022beded9a4c547c7
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 4 13:03:14 2007 -0700
Move drmMMLock to after we have unbound our (pinned) buffers.
There are still issues due to the fact that we're allocating
NEED_LIFETIME_FIXED memory as buffer objects, which we refuse to unpin because
we have no way of pinning it back in the same location.
commit 8fc4e3078210f726c7c375faa2f2fd8d05017c09
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 11:51:55 2007 -0700
Refuse to allocate LIFETIME_FIXED objects in buffer objects.
We can't guarantee the offset will stay the same using the current DRM
interface, but the correct solution is fixing our code to allow these objects
to move. Breaks TTM mode of the DRI driver for now.
commit 0de747f7d219a56434dad49a8a6d1d9d4c251ca7
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 11 10:36:01 2007 -0700
In i830_allocate_memory_bo, bind if we control the VT, not on lifetime-fixed.
commit 0040bb95445e800af80ca9fa1b92f5db33f1b4ac
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 10 16:48:12 2007 -0700
Fix potential use-after-free in XV overlay code on video stop.
commit 56ae767180da4a8bd4b7a4c35b92e019ab67d753
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Oct 11 10:09:29 2007 +0800
Revert "Fix G33 GTT stolen mem range"
This reverts commit 2a8592f2ebcba86b1127aa889155d58a3dc186ca.
This causes compat issue between ddx and kernel apggart version.
Revert it as it shouldn't hurt normal people's default GTT size,
but if you change it to 1MB in bios, it's supposed to be broken now.
commit 5faee02e97b7543b41bb1f8e3751558c48802833
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Oct 10 13:55:30 2007 +0800
EXA: fix tiled dest rendering on i8XX chips
commit 5bbe9f09fda1238da04e6b584813d40fc646f49d
Author: Keith Packard <keithp@koto.keithp.com>
Date: Wed Oct 3 00:18:25 2007 -0700
Include xf86mm.h if using XF86DRI_MM
This header file doesn't appear to be getting automatically included for
some reason.
commit 41dacf97ec1d4ba6f54057f4fcc7bb76033a454e
Author: Keith Packard <keithp@koto.keithp.com>
Date: Wed Oct 3 00:17:41 2007 -0700
Quirk for Samsung Q35 which has no TV output.
commit b52ce0bd178c268d20334e2be8fad46037e47499
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Oct 8 22:56:44 2007 +0800
use field name to initialize i915 xvmc driver
commit e0fb228401b10ea4281eee48497bf1d584999705
Merge: 84d7b2b 9e770bf
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Oct 8 22:45:11 2007 +0800
Merge branch 'master' into xvmc
Conflicts:
src/i830_driver.c
commit fd97edb62463e50a1860290d54684a68d5490bdc
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Oct 8 16:13:26 2007 +0800
move some definition out of i915 specific header
commit 3a2b5222341b37322b788e329c2b9006dc14ecfd
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Oct 8 15:46:11 2007 +0800
Temp work around ttm allocation for xvmc, which should be fixed later.
commit 9e770bf69edaa8944048049e11266dbe1ef145e5
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 4 14:31:37 2007 -0700
Replace setting of LIFETIME_FIXED on cursors with just updating the offsets.
commit c9d6e90c2523096c45d330552f471e6bf1752704
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 4 14:27:07 2007 -0700
Don't set overlay registers LIFETIME_FIXED. It always uses the current offset.
commit 1cc6bec4628a4ca04a68919a84148a1e6312072f
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 4 14:23:48 2007 -0700
Revert setting of exa_965_state as LIFETIME_FIXED.
The current offset is used every time in render setup.
commit dfa22df8ce7713b491c4766ce6ce652db91b5f90
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 12:53:07 2007 -0700
Don't leak buffer object allocations in i830_reset_allocations().
commit 7db9d706a1bc9da7afc4823cee92b23e96ae55b8
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 12:40:48 2007 -0700
Warning cleanup.
commit bf33c4e2d91172efd08690fadda7b3743dd3de62
Author: Eric Anholt <eric@anholt.net>
Date: Fri Oct 5 12:40:37 2007 -0700
Fix formatting of error message.
commit 04e936935f0b0045600241424f1d04a6721a2432
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 17:29:35 2007 -0700
Bring the CH7017 driver closer to spec.
This is also closer to what my hardware is programmed with, except for some
very confusing off-by-one bugs in an unexpected direction.
commit 263d48ad93a0fb7100729d0c6e0443797c20c80a
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 16:23:30 2007 -0700
Fix probing of the sample CH7017 device I found by allowing GPIO overrides.
It may be that the LVDS chips need to be DVOA and GPIOB only on mobility
devices with them, and DVOC/GPIOE on non-mobility like this 845. But until
more examples are found, just make this one device probe.
commit 219354af212c7b68c20df689692c55331e36a705
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 16:09:13 2007 -0700
Restore building of pciaccess-based tools even if the server doesn't use it.
commit 1b83e5e589105d05c1b78032fa47eecee478cb99
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 14:32:28 2007 -0700
Remove more DVO probing noise.
commit 29d3188ee9676f697f6fcb859c7f680f5df30318
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 13:45:09 2007 -0700
Suppress I2C failure error messages during DVO device detection.
Otherwise, errors would be printed for every chip probed which wasn't present
on the system.
commit 6dd8228a386334d05836353672aae9f8c456e435
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 12:07:22 2007 -0700
Enable CH7017/7018 DVO driver by default.
On hardware containing one of these chips (generally single pipe with an LVDS
connected), it's probably better to try to enable it and fail in some cases
than to not probe the output at all.
commit 994ee6721d9f1650ad37e21198b86848352b73af
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 1 12:01:16 2007 -0700
Disable TV/VGA output on the CH7017/7018 devices.
We don't support those outputs on this chip yet, so turn them off if the BIOS
had set them on.
commit 0e5574e842eeaac75271ccd50027d3e54c57722d
Author: Regis Prevot <regis@myrix.net>
Date: Sat Sep 29 16:21:08 2007 +0200
Ignore detection of TV output on Panasonic CF-Y7
commit 84d7b2b955107264b67526a04028a8b79d8804e3
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Sat Sep 29 19:41:15 2007 +0800
rename xvmc init function names
commit 1845e7c6e9caf7a9ad7f46a8fbfa321ddec69a1e
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Sep 28 10:12:11 2007 -0700
Go back to using old drm_i915_flip_t field name
This field shouldn't have been renamed in the first place. Go back to using
the old name so that the tree is backward and forward compatible again.
commit f3d92ab474de11babe507b0e3c15aca146b6cb66
Author: Kyle McMartin <kyle@freedesktop.org>
Date: Fri Sep 28 10:17:55 2007 -0400
Dell XPS 1330 has no TV out
commit bbf69c7446aa9748dacecccfe0b63d803f865b00
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Thu Sep 27 17:37:19 2007 +0800
Pin cursor, overlay(no physical) and exa state buffers
And cursor mem counting for dri mem manager is not relate
to overlay.
commit 64188246bb25e95a916ebb8a50a09298e56d91d9
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 15:48:19 2007 +0800
clean up old i915 xvmc function declare
commit 320b7f08f457455f1d16b4c36d149bdc3f6ceead
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 15:02:33 2007 +0800
Revert to origin xvmc setup steps
We have to grab xvadaptor's PutImage earlier than
xv init, otherwise no chance to do that..
commit 1e0ff38f44e3b5a8b4a5d509c7faa266270d522c
Author: Hong Liu <hong.liu@intel.com>
Date: Thu Sep 20 11:28:52 2007 +0800
Fix pixmap offset
Use consistent interface for counting pixmap offset.
commit 85e4bd109464a4d90856e17bc960872eeaebc2ad
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 14:32:46 2007 +0800
Log xvmc driver name
commit e58b76a24a29e0a502650807de81e650e5dc184d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 14:40:04 2007 +0800
clean up err report
Still need to clean up return value for XvMC API
commit b10a9668dc50d10489b2ae531d89c8ab7c408170
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 14:01:57 2007 +0800
fix i915 xvmc devPrivate reference
commit f12eaaf385e7a0b85524588a5d865d1cc3f1a0cf
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 13:49:55 2007 +0800
comment out i965_xvmc_driver for now
commit 513e8a2f8abde1b11b8058e94a650796fd51779b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 26 13:45:42 2007 +0800
Create xvmc driver interface
convert i915 to new xvmc driver interface
commit ca67fa767dc762dac369e84b27a7ef15673d527c
Author: Eric Anholt <eric@anholt.net>
Date: Mon Sep 24 11:12:22 2007 -0700
Remove logic for supporting i915tex_dri.so vs. i915_dri.so.
There can be only one.
commit 130f79613bfe6a8cfa7f431c8cce06cbb93cc91a
Merge: b73235f 1260316
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 21 17:14:44 2007 -0700
Merge branch 'buffer-objects'
This branch changes i830_memory.c's allocator to use TTM when available to
allocate memory, which also allows TTM to control almost the entire aperture.
As a result, our front/back/depth buffers are created as real buffer objects,
which may be used by the DRI driver instead of the fake buffer type in TTM.
The updated DRM with bo_set_pin ioctl is required, to allow us to pin and
unpin our buffers as needed.
commit 126031655c3c1db9881ad17d712461533eb59632
Merge: c343835 bda3c69
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 20 08:57:58 2007 -0700
Merge remote branch 'origin/master' into buffer-objects
Conflicts:
src/i830.h
src/i830_driver.c
commit b73235f40497cfb10792ba191d4f6eac3a5df009
Author: Hong Liu <hong.liu@intel.com>
Date: Thu Sep 20 11:28:52 2007 +0800
Fix pixmap offset
Use consistent interface for counting pixmap offset.
commit 798448e4641acf241b7cbae0d6c243ae383da9f4
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 19 13:29:31 2007 +0800
Add media state definition on i965
This adds VFE state and interface descriptor struct define.
commit 36b81ba20d20e7b235cb701c5135cbf3f3eedb12
Merge: 02ad9ce bda3c69
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 19 11:44:41 2007 +0800
Merge branch 'master' into xvmc-i915
Conflicts:
src/i830.h
src/i830_memory.c
commit bda3c69a7a044869ea63514b97f8aa9260d6b5a7
Author: Dmitry Babrovich <dmitry.babrovich@densitrongaming.com>
Date: Tue Sep 18 09:34:34 2007 -0700
Bug #12457: Let the ch7xxx driver probe the 7301
Looking at the 7304, this chipset likely requires slightly different
programming. However, this change allows for at least some functionality.
commit 445a59d262b93bd9d2c16cee9934ce77a103776b
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Wed Sep 12 09:32:41 2007 -0700
Remove unused plane->pipe mappings from SAREA private
Turns out we can get away without this, so remove it, fix a crash, and only
swap planes/pipes if the DRM can support it.
commit d02336290bea30de3c390b8121046c38fd6b0f62
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Tue Sep 11 04:28:14 2007 -0700
Fix plane/pipe mapping compat code
Move plane->pipe mapping adjustment to ScreenInit so we can check
against the DRM driver version accurately.
commit d9f2b3c0d2d08a4b7fad865dab7deb6224b57999
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Mon Sep 10 23:49:34 2007 -0700
Fix crash in ScreenInit
Use pScreen directly when getting at the SAREA private, since
pScrn->pScreen may not be initialized yet.
commit 4c7542ef43a5267e470ca1608a2ae57abf9783ec
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Mon Sep 10 23:30:50 2007 -0700
Only swap planes and pipes if DRM supports it
We want to associate plane A with pipe B on pre-965 mobile chips, since that's
the only way to get framebuffer compression on the builtin LVDS on those
platforms. However, if we do this swapping and DRM isn't aware of it, we may
end up requesting vblank events for the wrong pipe, or setting up SAREA buffer
swap state incorrectly.
This mod checks whether DRM supports the new plane->pipe swapping behavior, and
only enables the swapping if so. This should fix the bugs Lukas found and
debugged. Reviewed by Michel Danzer.
commit 286f5df0b62f571cbb4dbf120679d3af029b8775
Author: Keith Packard <keithp@koto.keithp.com>
Date: Thu Sep 6 14:31:55 2007 -0700
Switch to pci_device_map_range/pci_device_unmap_range APIs.
With the libpciaccess change that added these new APIs, use them
for all mapping.
commit 2a8592f2ebcba86b1127aa889155d58a3dc186ca
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Sep 5 14:52:56 2007 +0800
Fix G33 GTT stolen mem range
G33 GTT table lives in seperate stolen mem with
graphics data stolen mem.
commit 7fd9a98178cdebda4213796fdc452a8a265a1197
Author: Keith Packard <keithp@koto.keithp.com>
Date: Tue Aug 28 16:00:01 2007 -0700
Don't set supported TV formats until after RandR initialized.
The TV format property cannot be configured until RandR has been
initialized.
commit c6e637cd683dc60567b3b4f69b7f2b4c338c89ea
Author: Keith Packard <keithp@koto.keithp.com>
Date: Tue Aug 28 12:17:15 2007 -0700
Limit TV formats to those supported by current connection
commit ddd6053987b9ca9bd3722ddbdfd412a3d8d252cf
Author: Keith Packard <keithp@koto.keithp.com>
Date: Tue Aug 28 12:30:46 2007 -0700
Add register defines for hw binning
commit 3fbbd0afde49c53a5a8661f75c8c8c4be3020c30
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Aug 28 17:48:20 2007 +0200
Fix build against pre-pci-rework xserver.
commit 0fdbf64b34e4114c2b89d696b268b9c7464f1efd
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Aug 28 21:56:21 2007 +0800
Fix i915 a8 color buffer blending
From spec, i915 engine uses green channel when reading from 8bit
color buffer for blending, and also writes back green channel.
Fix blend factor in dest alpha case by using dest color instead.
Now rendercheck can pass a8 tests.
commit 3411eb0dbae470b910af3116a4ab960c821b9b20
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 23:09:01 2007 -0700
i830_driver.c changes for libpciaccess.
Change to use libpciaccess APIs, including computing and using BAR indices
for various mapping activities.
commit 387fed6daa7426e4a85d30ba7cf608b5f41d24bb
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 23:06:57 2007 -0700
i810_driver.c changes for libpciaccess.
This includes new probe code (intel_pci_probe) and changes for i810 to
use BAR indices to refer to suitable portions of the device mappings.
commit 2c794192052ca55c3263e27e13d16aafe8caa92c
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 22:46:19 2007 -0700
Mechanical API conversions for libpciaccess.
Uncomplicated API transistions for libpciaccess usage:
Legacy xf86 API libpciaccess API
--------------- ----------------
xf86ReadPciBIOS pci_device_read_rom
pciReadWord pci_device_cfg_read_u16
pciWriteByte pci_device_cfg_write_u8
And, more use of the API-independent DEVICE_ID/SUBVENDOR_ID/SUBSYS_ID macros
to pull PCI identification data from the underlying structure.
commit 70e8e5957200401474967a467663ae049e9080f2
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 22:40:25 2007 -0700
Change DRI interface to fill in PCI data from new libpciaccess structure.
The DRI interface requires bus identification for each DRI object; pull that
data from the libpciaccess structures as necessary.
commit 5516cc781bd488c936af225123812a61ed5874b8
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 22:37:38 2007 -0700
Add libpciaccess declarations to I810Rec and I830Rec.
Using libpciaccess requires a different type for PciInfo (struct pci_device
instead of pciVideoPtr) and it requires knowing which BAR each memory region
needs to be mapped from. Add these definitions to the driver private record
along with the includes necessary to use libpciaccess.
commit daada59b5f8c2294b524a4b5920dc6b1c213642f
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 22:32:39 2007 -0700
Change IS_Ixxx tests to work with or without libpciaccess.
libpciaccess has a new structure that holds the PCI identifier data; borrow
macros from the mga driver to work with either the old xf86-specific
structure or the new libpciaccess structure.
commit 3d3bf493a3973f4067433d27a4d7ddfecaa18f1c
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 22:27:34 2007 -0700
Intel driver configuration (only) changes for X server libpciaccess usage.
Detect whether the target X server uses libpciaccess, using it in the driver
compilation as necessary. This change means that utilities that used to use
libpciaccess will not do so unless the driver itself uses libpciaccess. Yes,
that could be fixed, but it doesn't seem that important.
This patch does not include any code changes necessary to actually have the
driver build against an X server using libpciaccess.
commit 5faf9cc6afe1c30fa88bc6446088a6fa47fc5d0b
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sun Aug 26 09:34:06 2007 -0700
Sort quirk table, add Dell Latitude X1
commit a9e1d42a47cef79d8bbde2afd89d26aed964e344
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sat Aug 25 12:54:11 2007 -0700
Lenovo 201a is x60s, not x61s
commit ffc2907f7f2eb039004eff0014c5563a01463fb0
Author: Keith Packard <keithp@koto.keithp.com>
Date: Sat Aug 25 12:31:21 2007 -0700
Thinkpad X61s has no TV out
commit 0c20fbabd18c19b2753cb60280f89e240ce5645f
Author: Keith Packard <keithp@koto.keithp.com>
Date: Fri Aug 17 22:21:47 2007 -0700
Make sure XV_PIPE is used whenever possible.
The code was not consistently using XV_PIPE when the desired crtc contained
any portion of the video output.
commit e443f83dd6f110156743c93f7d793cdddb8195a1
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 17 18:13:49 2007 -0700
Tune acceleration architecture allocator sizes down.
commit bd874b11bbfe582aebd3115771f90807e75afc31
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 17 17:49:21 2007 -0700
Replace AA allocator usage with i830_memory.c for RandR rotation.
This requires EXA 2.2 (server 1.3) for rotated performance with EXA, because
the i830_memory.c allocation may not fall within what EXA considers the
offscreen area, so the PixmapIsOffscreen hook is needed.
commit 9ad33dd65a79277ef75a6e95373614852725f5a9
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 17 16:46:48 2007 -0700
Use i830_memory.c instead of the AA's allocator for XV buffers.
This should fix issues with XV being allocated into XAA's tiled pixmap
cache and resulting bad rendering. Its also brings us closer to being able
to shrink the size of the pixmap cache on XAA, which is of limited utility.
commit 3655a1ecb62f6c387a16fa87cf6f00bf7835dce4
Merge: e5c336e 2231cdc
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Aug 16 12:04:20 2007 -0700
Merge branch 'master' of ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit e5c336eaa32be8f9379a2c1dd51006b85bc8b270
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Aug 16 12:04:02 2007 -0700
Disambiguate plane and pipe mapping, use plane A on pipe B on pre-965 LVDS
Add a new 'plane' field to the intel_crtc private structure for tracking
planes separate from pipes. This allows pre-965 chips to use plane A
on pipe B, enabling framebuffer compression for builtin LVDS displays.
commit c3438356d6b7b63ad9d0086efb084be8e048980e
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 16 11:34:02 2007 -0700
Add tiling information to BO layout description.
commit 0c9e4aeea84e20a18e3b76d8cf8e802af004df57
Merge: 79d9a30 2231cdc
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 16 11:30:16 2007 -0700
Merge branch 'master' into buffer-objects
Conflicts:
src/i830_dri.c
src/i830_memory.c
commit 2231cdcd8f1ee81b3e59cc5e3a325c22ee0f40e4
Author: Dave Airlie <airlied@redhat.com>
Date: Thu Aug 16 17:15:54 2007 +1000
i915: add support for render to a8
commit a69db6f7fe1703b473e5c1d1e0088ccc203f4d5a
Author: Dave Airlie <airlied@redhat.com>
Date: Wed Aug 15 18:28:50 2007 +1000
intel: don't setup texOffsetStart unless using EXA
commit 5126a71f82767b9e23cd590453718f3364789740
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Aug 14 13:54:55 2007 +0800
Fix seg fault introduced in tiling patch when TV detect
When TV does load detect, fb hasn't been setup, so we should check
that in i830_display_tiled(). Caught by Nanhai.
commit d9f89a1af7e7ff4056727060cdf2e35c15a4dcdd
Author: Keith Packard <keithp@koto.keithp.com>
Date: Fri Aug 10 17:59:33 2007 -0700
Save/restore tile-mode offset registers DSPATILEOFF and DSPBTILEOFF
Now that the driver sets these registers, they must be saved and restored.
commit 5bc194d3d3c87bb0128d9ac10f090f031345eb37
Author: Keith Packard <keithp@koto.keithp.com>
Date: Fri Aug 10 17:54:32 2007 -0700
Set DSPATILEOFF/DSPBTILEOFF to handle 965 tiled frame buffers.
DSPATILEOFF and DSPBTILEOFF replace DSPASURF and DSPBSURF when the frame
buffer is in tiled mode.
commit 64b943c79cf957a4c54482720195d7f27b7f0c0d
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 10 15:48:05 2007 -0700
Add #if 0-ed fence debugging code. It's noisy, and of little use to most.
commit ba9a503ba2099025e393f3382bb453985ef23497
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 10 15:06:58 2007 -0700
Don't force tiling on if it is disabled in configuration but fbc is possible.
commit b7751c7d1d6bcf310824295c3bab4ff36760c791
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 10 17:42:09 2007 -0700
Fix stack-smashing in the last commit.
commit cb36635a053d4ac3971fea05060d31dbd3d382d2
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 10 14:16:59 2007 -0700
Attempt to fix several front buffer tiling failure cases.
Front buffer tiling is now disabled with G965 and XAA. Some of the acceleration
that i830_xaa.c does can't be supported on tiled buffers.
Adds a tiling field to struct i830_memory, and uses it instead of separate
variables for each potential tiled buffer.
commit ed1b106fabf3a18489bdb3083326f27387a9cb72
Author: Keith Packard <keithp@koto.keithp.com>
Date: Fri Aug 10 14:31:16 2007 -0700
Clean up tv mode name allocation and copy.
TV mode names used to contain the signalling standard along with the pixel
size. The signalling has been moved to the TV_FORMAT property, but the
allocation and initialization of the mode name was left a bit messy as a
result.
commit f71b9358b4157a8cfdc694ddef8ca3f98926ca91
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Aug 10 15:53:04 2007 -0400
Cleanup tiling and FBC driver output.
Remove an extra "FBC enabled" message from i830_memory.c (only report errors
if they occur), and don't print the "forcing FBC on" message if tiling was
already enabled, as it's redundant and confusing.
commit e6746d0f286ef9d9a87f748d40e5421c268f2f7d
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Aug 10 15:48:15 2007 -0400
Enable tiling by default on 965.
commit e0fcf645a228094620b8f7fdd580963611bdd6ef
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Aug 10 15:43:06 2007 -0400
Tiling fixes for 965
This should be close to the last set of tiling fixes for 965 chipsets.
Prior to this commit, the 965 composite hook didn't take tiling into
account, nor did 965 textured video, which caused display corruption.
However, there seems to be at least one last bug to squash--on occasion,
a configuration with tiling enabled won't properly display text. This
is likely another tiling related problem with the composite hook.
commit 02ad9cee330fb5fb0008ad6f74e74e8d8a1fc36e
Merge: 105f8a1 7b143e5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Aug 10 16:45:56 2007 +0800
Merge branch 'master' into xvmc-i915
commit 105f8a183eb64623d9a9e2833dbe27156a551f69
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Aug 10 16:44:46 2007 +0800
disable subpicture initial
until we really implement it, OSD can't work for now.
commit 7b143e5c8397da077c0e02455c21c5a99cf50942
Author: Dave Airlie <airlied@redhat.com>
Date: Thu Aug 9 12:14:44 2007 +1000
i965: increase composite vertex buffer size and alignment to be safe
commit 14691b24da5aa29d8c41ac7b7c61828e3cd9eab7
Author: Dave Airlie <airlied@linux.ie>
Date: Thu Aug 9 09:41:32 2007 +1000
i965: fix memcpy of the sf_kernel when a mask is needed
commit 5e18c6af9051da654d2a6a97553ef4fe777bb61e
Author: Carl Worth <cworth@cworth.org>
Date: Wed Aug 8 11:13:37 2007 -0700
Allow 965 composite acceleration to A8 destinations.
Note that this is a slowdown in text rendering due to the high overhead of our
compositing setup, but appears to be correct according to rendercheck.
commit b0ec670cdb0b6ca6fc0f4f165fa3ee5a20d7c985
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 8 11:03:51 2007 -0700
Bug #11593: Remove dead struct vch_bdb_20 which was angering the sun compiler.
commit 87cc72ef509b85635bf0e84c47dfed6b7242170b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Aug 8 09:39:55 2007 +0800
check early if we have slot left for new context or surface
commit fec6744b763f2b85b4e592c51326b9ee979bef5d
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Aug 8 09:26:10 2007 +0800
I missed to remove port attributes wrapper
commit 76c084d41999f13497b80d4ac6799cb974adaa03
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Aug 8 09:22:42 2007 +0800
explicit say "unsigned int"
commit cfc614b1f9143ed1407733aaa81c4a980c613a63
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Wed Aug 8 09:06:47 2007 +0800
remove xvmc attributes
We don't have extra attributes than Xv port.
commit 92af2f4bbcb395cbde097776718449d99843ad67
Merge: da82a47 e0be352
Author: Eric Anholt <eric@anholt.net>
Date: Tue Aug 7 15:18:17 2007 -0700
Merge branch 'origin'
Conflicts:
src/i830_exa.c
commit da82a47a558597f3653e2b33bc6adbab18574b57
Author: Eric Anholt <eric@anholt.net>
Date: Mon Aug 6 17:01:37 2007 -0700
Fix EXA rendering with tiled front buffer on pre-965.
The 915 and earlier appear to respect the fence registers, while only the 965
requires the per-operation tiling setting and pitch shifting. This will also
fix issues with rendering on the 965 involving multiple cliprects, where the
pitch would get divided repeatedly.
This removes the offset < 4096 fallback, which essentially resulted in no
acceleration to tiled buffers, hiding the issues.
commit e0be352f5017f0e645a4ff8a40961d9c2b98863a
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Tue Aug 7 12:37:25 2007 -0700
Fixup pitch in Prepare* functions, since actual hooks may
be called many times for the same pixmap, and we don't want
to keep dividing the pitch by 4.
commit b29a932bec2a3cc5a38e9c09c012cfdc1b6209c1
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Tue Aug 7 16:47:13 2007 +0800
code cleanups
and put wrap function in driver xvmc priv instead of per xv port priv
commit 7431abee5fb971d1f8bc7ac4bea137f6ece9418b
Author: Brice Goglin <bgoglin@debian.org>
Date: Tue Aug 7 09:13:00 2007 +0200
Define INTEL_VERSION_MAJOR/MINOR/PATCH using PACKAGE_VERSION_*
commit 9e1914270a0978ec4dfae757d3dd57ca7ffe17e5
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Mon Aug 6 17:55:00 2007 -0700
Remove 4k offset checks from Copy & Solid hooks.
Reading the docs too literally can cause you to hide bugs with false fixes...
commit 3510d5728fa972b36d022b4f9189d46ff98d7b16
Author: Eric Anholt <eric@anholt.net>
Date: Mon Aug 6 16:44:39 2007 -0700
Fix accumulated whitespace nits in i830_exa.c
commit 5ff05dffe229e35da7619762628fdd0f125585e8
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Mon Aug 6 16:01:10 2007 -0700
More tiled rendering fixes: - check for tiling, not just offset in PrepareSolid - combine pI830->tiling and frontbuffer checks into new exaPixmapTiled function for readability
commit ba90d944329dd8c79a757c38128964fbbe4ab898
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 3 16:46:09 2007 -0700
Add the file mode for bios_dumper output so it doesn't have 000 permissions.
commit 322a163cfbda885adc6bb09c1f976d36617ea83b
Author: Eric Anholt <eric@anholt.net>
Date: Fri Aug 3 10:46:39 2007 -0700
Quirk away the nonexistent TV connector on the Panasonic CF-Y4.
commit ffbab2ee5dc227b2a8a5ffd1717ae00e8e37f956
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Aug 3 21:27:52 2007 -0700
Limit Solid & Copy offsets to 4k when rendering to tiled targets
commit 019dbfda294aaafb28d8bea0fe2f5dadc2ea3e0b
Merge: 3d3c0e8 15f71ed
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Aug 3 20:45:14 2007 -0700
Merge branch 'master' of ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 3d3c0e8c55f639a501c0756948b518abd903d7d0
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Aug 3 20:40:45 2007 -0700
Tiled rendering & fbc fixes:
- actually enable tiling in DSP(A|B)CNTR if needed
- add logic to EXA routines for tiled case (still needs work)
- enable/disable fbc on DPMS events (meant moving functions higher in file)
- fix fence register pitch programming (use correct pitch instead of kludged value)
commit 79d9a309b19e22561e000a47b732c67479c2e6d4
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 2 15:50:42 2007 -0700
Mark DRI buffers as shareable, and pass their buffer handles through the SAREA.
commit 0da4f2b0cd7203377ad10407928a367b8c6d310e
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Tue Jul 31 16:22:36 2007 -0700
Legacy backlight changes:
- add support for 965GM
- make sure legacy enabled systems don't reduce the range of backlight values we can present to the user
commit 15f71edba37738f8ba279fa07452fda10cc65298
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Sat Jul 28 17:43:29 2007 +0800
Update Lenovo TV quirk info
commit 857b4a7bcb69ca43b866b4283fe075abbafb1d22
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 27 18:03:12 2007 -0700
Pin some buffer objects at creation time, which can't be moved yet.
A number of other interfaces of ours don't allow buffer offsets to be updated
after screeninit. This attempts to catalog why for each one, so that they
can be fixed one by one.
This happens to restore the EXA offscreen allocator for now, as a fixed-offset
object.
commit d7b5b595ad29ae0ac3adbd3a176be3fe7ffa6474
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 27 12:48:08 2007 -0700
Delay the first screen pixmap update to CreateScreenResources.
The return value of GetScreenPixmap before CreateScreenResources is not, in
fact, a pixmap.
commit 2b1ec0f51479c1d7e5e62803c68feca29375519d
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jul 27 10:00:35 2007 -0700
Use the dontMapFramebuffer option available with DRIINFO 5.4.
If not available, AIGLX init will fail. While here, simplify DRIINFO tests
since we refuse to init with a version queried less than the version we
compiled against, anyway.
commit f403a50afbcef1e54f554481c72037338bd5357c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 27 09:24:24 2007 +0800
Add another Lenovo TV output quirk
From issue report http://lists.freedesktop.org/archives/xorg/2007-July/026644.html
commit 34c82ad7ce83394db47588693b578cf91991bf1c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 27 09:14:13 2007 +0800
Add quirk support
This one trys to use a flag for possible quirks. It adds a quirk
for my Lenovo T61 TV output, and ports some origin LVDS quirks to it.
commit 1a585d03972394cb97dec2462937b0104bdf4de2
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jul 26 10:46:35 2007 -0700
Use new drmBOSetPin interface instead of NO_EVICT/NO_MOVE buffers.
To do this, we have to deal with buffer offsets being set at EnterVT time
instead of screen init time. We've wanted to move this direction for a long
time, but there are repercussions. The EXA offscreen memory manager has to
be disabled, because it can't be moved. That will be replaced by BO-backed
pixmaps soon. Also unresolved is whether our moving
front/back/depth/texture buffers will break the classic-mode DRI driver.
This code doesn't actually work yet.
commit 0fd3ba0518b3cde9ca0e4e2fc1854c00d8a43d5c
Author: Brice Goglin <Brice.Goglin@ens-lyon.org>
Date: Wed Jul 25 20:11:32 2007 +0200
Fix typo in intel.man
Reported by A. Costa" <agcosta@gis.net> in
http://bugs.debian.org/cgi-bin/bugreport.cgi?bug=432061
commit 18c707a8c13ac5fffdd30d55e6f5926a68b367df
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jul 25 10:11:16 2007 -0700
When TTM is available, use it instead of manual AGP allocations when possible.
This is a step towards being able to expose buffer objects through the screen
private to DRI clients, instead of having them have to use the fake buffer
object type.
This fails in two ways. First, the kernel memory manager is not currently
suitable for doing the physical allocations we need, so we still use AGP for
those. Additionally, the DRI lock can't be initialized early enough for us, so
these buffer object allocations fail. This will be fixed by improving the
DRM interface.
commit c4deefa80a6349db968e25bd6778cdf7a514ca7f
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jul 23 10:35:32 2007 +0800
only enable xvmc for 915/945/G33
commit 45962eed51120ff77326c29d72cf8b6cd8a934b5
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Mon Jul 23 09:50:17 2007 +0800
Fix a typo in i915 render
Fence setting is in mapstate actually. This fixes rotation in
tiled fb case, thanks Keith to report this.
commit a52c53b8603495ab05e07e3da5092fe122fcb6f2
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Jul 20 17:10:27 2007 +0800
don't initialize XvMC if xv is disabled.
commit b1af2c0e01c54ef1d40fd0ca1ede29a1dd7ed97b
Author: Zhenyu Wang <zhenyu.z.wang@intel.com>
Date: Fri Jul 20 15:18:48 2007 +0800
Fix device id info for 945GME, 965GME
which do have new host bridge ids
commit 6b4d43dbf4bbb86d479d8fca480c8bec39e2714b
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Fri Jul 20 09:59:40 2007 +0800
lock display when creating context
commit 42e91c7092f9cf7f5c0b98e9ae3d92a5b30821bf
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jul 19 17:30:54 2007 +0800
move i830_allocate_xvmc_buffer out of #if/#endif
commit 36ea26f2779d951fa173da785aca100564e5ecf8
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jul 19 17:21:05 2007 +0800
add copyright
commit 9d03873423c0968b2d6700b7d8d44c7e23b8d7f3
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Thu Jul 19 10:03:19 2007 +0800
block some signals within critical section to avoid
dead lock.
commit 25658f838bd1bcd7559d7a032d127c626833fb7c
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jul 16 13:03:58 2007 +0800
1. The pitches for y/u/v surfaces are 1024bytes aligned.
2. clean code
commit 8f316a4584d0676e5dae051698bde0831f018cc4
Author: root <root@xhh-bl32.(none)>
Date: Thu Jul 12 16:24:03 2007 +0800
1. clean code
2. fix an error in map_state
commit 4844254431695158287167e3b0fad25d9efb7a6c
Author: root <root@xhh-bl32.(none)>
Date: Tue Jun 26 16:32:30 2007 +0800
a fix for 945G/945GM
commit 8c249765ce788f8adb0325a8e3016a0eae74b13b
Author: root <root@xhh-bl32.(none)>
Date: Mon Jun 25 14:07:01 2007 +0800
1. using batch buffer
2. implement macroblock_ipicture instruction
3. 16bit INTRA block
commit 2b20b395541f786e4009211e4c56042257b8d114
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jun 25 10:43:49 2007 +0800
fix a bug related to display surface
commit 6e47601ac7427390fa4cb6e228dfb566ff95db09
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jun 25 10:40:08 2007 +0800
fix some bugs
commit d038ffdfffb846e22f360faac5d469c8e59795ad
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jun 25 10:37:12 2007 +0800
Release resource allocated for surface/subpicture
commit a9bf7e28b91692c7c7a4915cdf9603cd2ef025ea
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jun 25 10:33:35 2007 +0800
fix some bugs
commit ccac60bf035bb54661c13f306031def81e105a32
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jun 25 10:23:28 2007 +0800
fix some bugs
commit 934da9f2b83716bb37d0719a61b8e6b179fff2cd
Author: Xiang, Haihao <haihao.xiang@intel.com>
Date: Mon Jun 25 10:17:08 2007 +0800
enable XvMC for i915
commit c7920a0e819308762fca3d6fc7ab194bd565b06a
Author: Dave Airlie <airlied@linux.ie>
Date: Thu Jul 19 15:09:54 2007 +1000
strip out remainder of drmmm code in driver
commit 37652b68880f1881b90bd22218cfe86eca7e5974
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Jul 17 14:03:21 2007 +1000
intel: oops I commited pixman local workaround - undo it
commit e40f6a4923d1323702406266e90eae3218a8a44e
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Jul 17 09:20:07 2007 +1000
intel: actually 2.3.1 should be good enough
commit 1e169be25b2e4ab34afd4b8ae8ae0041f6069125
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Jul 17 09:17:31 2007 +1000
intel: don't try and use TTM memory manager with old libdrm interface
I probably need to release a libdrm with this interface in it now..
commit ff2be3995d33f9e4b7f63b380f166b6168c9b9c6
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Jul 13 12:47:18 2007 -0700
Remove hard-coded CRT blanking frobbing for load detection.
CRT blanking needn't be adjusted to perform load detection on 9xx chips, and
the 8xx load detection path now adjusts blanking just during load detection.
Adjusting the blanking interval turned out to cause many monitors to fail to
sync.
commit 00f4587025a3879626623135b0a153fcdb906719
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Jul 13 10:58:06 2007 -0700
Ensure pipe/output active before doing load detection.
If the pipe or output have been set to DPMSOff, then load detection will not
work correctly. Also, share the load detection configuration code between
crt and tv outputs.
commit 6f18300aed1340348c6d395f326061b5315be643
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jul 9 21:29:55 2007 -0700
Eliminate bogus (and harmful) blanking adjustment for load detect.
Instead of always adding blanking to mode lines, use the FORCE_BORDER option
on i9xx hardware where it works, and dynamically add a bit of border if
necessary on i8xx hardware to make load detection work. This may cause
flashing when a usable crtc is not otherwise idle when load detection is
requested.
commit 04130ac6b705aa49161fb6dae83ad0bdd76e89d9
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Jul 11 11:42:56 2007 +0800
Fix i915 rendering for tiled buffer
Make it to check fence register for dest buffer.
commit 88f8b688e2316ae4a1f7485f0010ce90de54783a
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jul 9 12:56:13 2007 -0700
Fix some physical address handling for >4GB addresses.
The upper bits would have been inappropriately dropped on G33-class hardware,
and on G965-class hardware in a 32-bit environment. The only use of physical
addresses on these should be for FBC, though, and FBC requires addresses
below 4GB. This is unresolved.
commit bf831117b4659cc4f2774098dee938505f780a9b
Author: Jesse Barnes <jbarnes@hobbes.virtuousgeek.org>
Date: Sat Jul 7 10:15:32 2007 -0700
FBC fixes:
- allow FBC and Tiling to be forced off if configured to do so
- only touch FBC registers if pI830->fb_compression is true
commit b426866fe1be2ad3861559beff69186379a6afad
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jul 6 20:48:40 2007 -0700
Fix manpage to reflect default behavior.
commit 377c58373daa6bef5d37ead2b6f9a769a905b6fa
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jul 6 20:39:19 2007 -0700
Fix naming of FBC plane enable bits (mistakenly called them pipes earlier).
commit 9c0388dc8d4c6495fae21af6da644b34e20173d1
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jul 6 20:38:41 2007 -0700
Update man page with current behavior.
commit cecbc71fdc9af832cef23427696f6f654f7d6104
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jul 6 16:36:34 2007 -0700
Fix debug output in fbc enable/disable routines. Add logic to make sure fbc
isn't enabled twice on two different pipes.
commit 4359df9419d2d02a2f9d9adc7f5a49ecf07ddd30
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jul 6 16:17:45 2007 -0700
Fix tiling and fb compression defaults for 965 (not yet fully supported).
commit ca593a5219549df94a6d234ebbcf9e7c44723c9b
Author: Jesse Barnes <jesse.barnes@intel.com>
Date: Fri Jul 6 16:10:52 2007 -0700
FBC and tiling changes
- change framebuffer option name to "FramebufferCompression"
- add new "Tiling" option (controls all tiling, not just front buffer)
- add debug message to fb compression enable/disable routines
- update man page with new options
commit 8798ef11321ee6957919279076758d47ad956cf3
Merge: 8919b22 3c552af
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Jul 5 12:21:31 2007 -0700
Merge branch 'master' into fbc
commit 8919b2292147add41a1c1c6e5e673257cb6c6c6e
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Jul 5 12:21:06 2007 -0700
Re-add tiling kludge, but only for 965.
commit 407b124af8f7bb42abe4eecc87476c4c3e555cd0
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Jul 5 11:31:34 2007 -0700
Remove tiling kludge. May need more fixes for 965.
commit 7a87b9d2a2eb4d281dce67586756ff5653b2805a
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Jul 5 11:23:06 2007 -0700
Revert discard alpha change, requires other fixes to work.
commit fecf964534f5ba6d40480cb13adc89094946a51e
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Thu Jul 5 10:59:23 2007 -0700
FBC fixes:
- properly check several FBC enablement constraints
- don't use alpha discard if FBC is in use
commit 60ee7b6a91b2b8c447130c60cd8b19eb68119777
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Tue Jul 3 14:20:34 2007 -0700
Fixup line length buffer padding, add kludge for front buffer tile
pitch.
commit 3c552af65d28fafec1d09484a8914b690b961349
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jul 2 18:33:47 2007 -0700
Update documentation and bump driver version to 2.1.0.
commit f02036aedcd7866c567a6adc070eda3dad872105
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Mon Jul 2 15:42:02 2007 -0700
Framebuffer compression changes:
- move FBC register definitions to i830_reg.h
- add fix from Arjan for 965 depth buffer tiling
- add VT switch and clear-at-server-start code for FBC registers
commit 2b9961eb9ce8734565ecdb01cb11610714d7f610
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jul 2 15:16:33 2007 -0700
Fix reversed LVDS dither enabling logic on GM965.
commit 3d9ee8b2991ec0da8cc21b8455ff7f00fd0335b5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jul 2 14:38:28 2007 -0700
Bug #11365: Disable the panel fitter unless it's needed for the chosen mode.
The automatic panel scaling appears to choose bad sampling on some GM965
hardware for 1:1 mapping modes, and there's no real sense in having it on
if we just want 1:1.
commit b384c608978dcd3d2ea6c0018179673cb4735f4c
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Mon Jul 2 09:32:28 2007 -0700
Enable framebuffer compression (use Option "FrameBufferCompression"
"true" in your xorg.conf). Should save ~0.5W during typical 2D usage.
commit 1e2e301348b4168aeed38b3fdc6b0e43d5678a86
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Sat Jun 30 12:45:24 2007 -0700
Fix load detection to use border region instead of blanking.
Make sure there is some border area to use by changing how the pipe is
configured, then pick a scanline in the middle of the border for load
detection. This lets the load detect code use an active pipe instead of
requiring an idle one.
commit 11862c2e1f23b77b56d7bd8b384579b5e3ae377b
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Thu Jun 28 23:31:28 2007 -0700
Add *~ to .gitignore to skip emacs & patch backup files
commit 6503eb45023d0db9a94cb9d1e14a26af07a6628d
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Thu Jun 28 23:30:35 2007 -0700
Add AM_PROG_CC_C_O to configure.ac
Clears automake-1.10 warning: src/bios_reader/Makefile.am:8: compiling
`bios_dumper.c' with per-target flags requires `AM_PROG_CC_C_O' in
`configure.ac'
commit 5257e36f502676fd6a44bbb8e747d9138ed3bc5c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Jun 28 15:29:52 2007 -0700
Handle dual-channel LVDS on i855.
Just as with i9xx LVDS, the i855 LVDS can operate in dual-channel mode with
a modified P2 divisor value (7 instead of 14). Just using the existing 9xx
code for 855 appears to work fine.
commit 16bfcb8042519f24b4494fd621814f39949ceeb6
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Jun 28 15:27:56 2007 -0700
Decode PLL registers in LVDS mode a bit better in debug code.
LVDS mode changes how the PLL works in fairly dramatic ways; the debug code
wasn't properly accounting for those differences resulting in fairly bogus
debug output.
commit 9675ccb30818bf831ac4c634751ab4bfe35f7bfe
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Jun 27 09:23:33 2007 +0800
EXA: fallback mask transform on i965
It needs to fix shader programs which hasn't been done yet.
commit 7a2300c88ae59f5b7c3ce89d33147e3f0ca23c18
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Jun 27 09:19:22 2007 +0800
EXA: don't have to check offscreen size
DDX will check it for EXA_OFFSCREEN_PIXMAPS flag
commit fff4a3b58fa18ee2ad91f998d190e90b77c051ab
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 23:15:58 2007 -0700
Use local structures for vs_state, sf_state, and wm_state
commit 0a8a4afd3c59011d6b1f5b39aedfb9bce0e55c48
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 23:12:23 2007 -0700
Use local structure for src_sampler_state and mask_sampler_state
commit 499166a60fcbf16021bd9ec233790ba55803aa44
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 23:09:17 2007 -0700
Use local structure for mask_surf_state
commit a418ef7316808b239884a90c3fe890220bcc0242
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 23:07:19 2007 -0700
Use local structure for src_surf_state
commit 0e3c0b17826b7b5a21ee2c1d789b084fc167f1ed
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 23:05:50 2007 -0700
Use local structure for dest_surf_state
commit 41a2c0f15446d59678461648f476fa71d40d44e0
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 23:03:47 2007 -0700
Use local structure for cc_state
commit 59f2150caca7eb374a2db43a472ba85f50d23274
Author: Carl Worth <cworth@cworth.org>
Date: Mon Jun 25 11:28:57 2007 -0700
Remove redundant i830WaitSync from i965_prepare_composite
There were two calls to i830WaitSync, and between them no state was
being changed---just offsets were being computed.
commit 66aa0e61e1e8d2216a9c0555be5be004ed0a3192
Author: Dave Mueller <dave.mueller@gmx.ch>
Date: Fri Jun 22 16:45:27 2007 -0700
Bug #11171: Add support for the Ti TFP410 DVO TMDS transmitter.
commit f8d7cbc6e1322acad3351591336cefcfba7d9aaf
Author: Eric Anholt <eric@anholt.net>
Date: Fri Jun 22 16:29:21 2007 -0700
Move the ivch's fixed panel mode support to i830_dvo.c for other LVDS drivers.
This also results in removal of the setup hook, which was being called
unconditionally and breaking non-ivch dvo drivers.
commit ec236c76b93aea5f2ee1e8b8509cde4625974fcb
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Jun 22 16:32:46 2007 +0100
I830 needs to have plane/pipe/pll started in mode_set.
The patch for the i855 to stop enabling plane/pipe/pll in mode_set broke the
i830. Revert that just for the i830, leaving it enabled for the i855.
commit d957c6b8e1dde8e11c1db3431e0ff58c5d984880
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Jun 22 01:32:02 2007 +0100
Increase vblank wait timeout from 20ms to 30ms. 49.6Hz < 20ms.
The x40 LVDS mode has a 49.6Hz vertical refresh. Waiting for only 20ms can
sometimes cause the driver to start programming the hardware before the
vblank has occurred, which will lock up the i855 chipset. Extend this to
30ms (the maximum timeout used by the BIOS) to ensure this doesn't happen.
Detecting actual vblank occurance using the various status registers should
also be possible but isn't yet working.
commit a67c2965385001bcb8987265f698ff0f5809cd11
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Jun 21 23:59:38 2007 +0100
Follow BIOS configuration for Legacy Backlight Brightness.
The backlight control in the LVDS controller can either operate in 'normal'
mode or 'legacy' mode. In legacy mode, it uses the PCI config space register
0xf4 which can range from 0 to 0xff. In normal mode, it reads the range and
current value from the BLC_PWM_CTL register.
commit d6e46f67ab3af1ad3bfa72acb0efd9fe79dbf1dc
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Jun 21 20:16:36 2007 +0100
Eliminate some uninitialized variable warnings
commit 9d104634cf03bea82d1467f01e577cb8d2e4b554
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Jun 21 01:15:39 2007 +0100
Add 3DSTATE_CLEAR_PARAMETERS bits
commit 3bbf313ba541526a893915f8b6c64b1eccf325e0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Jun 19 09:33:50 2007 +0800
Fix left G33 issues
Be sure to check G33 chip type in:
- sdvo output
- Y-major tile
- crt detect
- and xaa composite
Sorry for that I should have fixed them very earlier...
commit acef342c870f3b5b781e48c8bf44739aa5ee8ffa
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 18 11:57:48 2007 -0700
Bug #11295: Disable textured video on i915 with framebuffer width too large.
commit fbbb41bc5e03478cb46ee8f64ef68b23ff3fc14b
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Jun 17 14:59:24 2007 +0100
Let DPMS functions enable plane/pipe/output on 8xx hardware.
On 855, letting crtc_mode_set enable the plane and pipe will occasionally
hang the chip. Instead, wait for crtc_enable to light things up. For 9xx,
leave things alone.
commit d5ca000ece145a35fd6df0dcf3fb3460bd2d64e3
Author: Rémi Cardona <remi@gentoo.org>
Date: Sat Jun 16 13:17:54 2007 +0100
Include stdint.h to get uint64_t
commit 6b2ae93506d6795f87d6993bebfcb4e6632508ee
Author: Dave Airlie <airlied@linux.ie>
Date: Fri Jun 15 23:30:04 2007 +1000
sdvo: add support for RGB outputs on SDVO
This lights up my monitor VGA-1 - it doesn't look the best though
commit 671ba03befebfdd7256855858987aabc28b2e8cd
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 13 16:30:26 2007 -0700
Fix and enable the 915-class planar textured video path.
commit 6c29e0bae5f1e7cee02b678418394abb971594eb
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 13 13:40:39 2007 -0700
Improve the drm_i915_flip_t check.
commit 420e41e7921d3cc07c784fd17936ec8a675f3b20
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jun 13 13:34:26 2007 -0700
Revert "Replace failure-prone configure test for fresh libdrm with a simple ifndef."
This reverts commit c2b130354aecffbeb2a2d23c7371461feaf5766a.
Sadly, a non-working DRM_IOCTL_I915_FLIP already existed.
commit 51612e5ac3ddfb2bb172c58f2dfff9631093b69c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jun 12 16:09:54 2007 -0700
On hang, dump up to the head pointer, not just up to the tail.
commit ceb6dd72443c094212b0281c42cbe92e9a29f682
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 4 16:37:53 2007 -0700
Fix context switching between DRI and X.
Now, all 3D pipeline consumers in the driver just call
IntelEmitInvariantState(), which handles basic state setup, the caching of that
state setup, and notifying DRI clients. This also removes a mistaken idle
wait in the Render code which was papering over the brokenness in the context
switching.
commit c2b130354aecffbeb2a2d23c7371461feaf5766a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jun 12 08:49:21 2007 -0700
Replace failure-prone configure test for fresh libdrm with a simple ifndef.
commit 0e1deb607f94e4aa3ec4b9df8ff7a07a1c95e31d
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 11 17:33:33 2007 -0700
Fix a typo in _3DSTATE_DEPTH_SUBRECT_DISABLE definition.
This is already fixed in the definition in the 3d driver.
commit 8d7a0ccd4f674659eb781def2cfdc3a6e5a219ce
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 11 17:33:07 2007 -0700
Clean up some nits in i915_video.c setup.
- The screen dimensions were used for the clipping despite drawing being done
to any pixmap, not necessarily the screen.
- One piece of state setup was not documented anywhere, and isn't used in other
3d hardware paths that also work.
- A 3DSTATE_MODES_1 command (830-class only) was issued even though it no
longer exists.
commit 15caa64a497dcc0eacb0f91166d9b70206a8db35
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Jun 8 18:44:28 2007 -0700
Add description for how to use the frame and pixel counter registers.
The 24-bit frame and pixel counters were not described in detail and
will be useful for DRM.
commit 404fd47573f855b0442d49a383542fc093825ad0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Jun 6 11:01:48 2007 +0800
Enable overlay on G33 class chipsets
Which have to use gfx vm offset fot setup overlay regs.
commit f4c05973d391bdb0a9b0eadb155548310baa98fd
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Jun 5 11:07:41 2007 -0700
Add support for the G33, Q33, and Q35 chipsets.
These chipsets require that the hardware status page be referenced by an offset
in the GTT rather than a physical memory address, so the X Server allocates it
rather than the DRM.
commit 36fcaeb2ef94db5399071540bba106dec3db81d5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jun 4 15:58:31 2007 -0700
Fix misplaced merge of 1280x768 panel fixup.
commit 8a19e7d57bc23dd163b45e0ab7deca4f074c934d
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Tue Jun 5 00:09:57 2007 -0700
Always ensure the pipe A is lit when activating overlay on pipe B.
Ok, so moving video from pipe A to pipe B still requires that pipe A be
active during the transition. Instead of trying to be fancy, just ensure
that pipe A is running on each transition to pipe B.
commit e986f6cb62f8644c5fa835bd7dfb7b014c2677c5
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Mon Jun 4 23:52:23 2007 -0700
Automatically switch overlay when crtcs are reconfigured.
As crtcs are disabled and enabled, make sure the automatic crtc selection
mechanism drives overlay configuration at each request to display an image.
commit 0984c1fc0963f1ebab31f5b8fce5ad4c387fbd2c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu May 31 10:17:26 2007 +0800
Add pci ids for 945GME
commit 88ee25ebad78e54d243d728b775a69365359b5fb
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu May 31 10:13:30 2007 +0800
Add pci ids for 965GME/GLE chip
commit 92e4deb50e049cc83cbde4995ba0b901feceb15a
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed May 30 11:49:07 2007 -0600
Extend XV_PIPE range to include new -1 value
commit 888a4a5f469bf955e3ee3e184b628808ae8a4498
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed May 30 14:42:35 2007 +0800
Fix i965 render's draw clip rectangle
Use scrn's virtual size is not correct in rotation rendering.
This fixes initial rotation problem on i965.
commit 516fb73ffee0aea7cf892e6703d37f8ecf52b812
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 29 10:22:25 2007 -0700
Remove README statement that 830M panels are unsupported.
commit 72462568da589054828b72ace83232a71636ee73
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 29 10:21:12 2007 -0700
Expand manpage description of outputs supported.
commit 906b974bfeeed18d79c244ad3db4f5d30e13e4c8
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 29 09:49:08 2007 -0700
Add a fixup to LVDS panel mode detection for 1280x768 panel from text mode.
Apparently some BIOSes will program a small mode with large blanking instead of
using the pannel fitter.
commit 4b2781291844b61b397e257a0fdb43e964e5f603
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat May 26 10:09:11 2007 -0700
Mark IVCH as connected when detected
commit 2a365eab0178c28782fba97bdd22365f30ce8963
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Sun May 27 12:35:55 2007 -0700
On i830, Pipe B cannot be lit the first time unless Pipe A is running.
I don't understand it, but just like the video overlay, if Pipe A is not
running, Pipe B will not turn the first time it is activated. This
patch restructures the code used for the video overlay to share it
with the crtc commit function.
commit ff8c8cb869a3c780dbd826f7c94f06e4f3fda6af
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Fri May 25 20:29:59 2007 -0700
Compute and clip to crtc before call to xf86XVClipVideoHelper.
By clipping to the crtc ahead of time, xf86XVClipVideoHelper will
correctly clip to the bounds of the crtc, eliminating the need for any
custom crtc clipping.
Also, replace the broken xf86XVFillKeyHelper with a private version that
doesn't end up stuck with the wrong clip list when the root window changes
size.
commit 33f635d79fe891079558fd909d564f3cf424c482
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Fri May 25 17:32:06 2007 -0700
Ensure Pipe A is active when enabling overlay the first time.
The overlay on the i830 appears to be clocked by Pipe A when being enabled.
If pipe A is not running, it will freeze the overlay and blank the screen.
Setting a random mode on the Pipe and turning it on fixes this problem
nicely.
commit ff0ac8ea63dd6e55573652c5826c482881da0d62
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Fri May 25 17:26:15 2007 -0700
Xv does not require directRendering
commit 109e5d597b76f7414601cb39c07b133ebf1b0e61
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Thu May 24 11:40:50 2007 -0700
Clean up CRTC selection. Remove more overlay blocking.
Create separate CRTC selection function, use ints instead of floats for
coverage measurement. Remove pipe stalls waiting for overlay update.
commit dfb1ec9a07f74125cb1724d41ed4342c4714e12b
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Thu May 24 11:23:44 2007 -0700
Eliminate blocking for video overlay.
No need to block for the overlay; just use the idle buffer. This will
always work because the buffer switch occurs at vblank time, so there is
always plenty of time to get the next buffer contents in place before it
starts getting scanned to the screen.
commit d172344599585e11388e59659dc9aaa86d7a31c1
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Wed May 23 20:00:16 2007 -0700
Reformat i830_video.c to four-space indents.
Yes, I can't stand it anymore. it's a huge patch, but
git-diff -w shows no changes.
commit 02935ced3fba598a01d908ae49ccc30cbcc765a8
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Wed May 23 19:24:25 2007 -0700
Clean up overlay management.
Create separate on/continue/off functions for overlay.
Manage overlayOn boolean within those functions.
Eliminate redundant management code in other routines.
commit 08753f9b79f3f09879a18b552d90d88dbf52d4be
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Wed May 23 18:59:10 2007 -0700
Use FLIP_CONTINUE with ~OVERLAY_ENABLE to turn overlay off.
This makes the overlay work on i830 with the modesetting driver. I don't
know why the pre-modesetting driver worked without this, but it did.
A more 'correct' fix would be welcome, but this does seem to do the trick.
commit aa187186dc4f2d770a642060fe54f547ea8952b3
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Mon May 21 10:49:08 2007 -0700
Automatically select crtc based on coverage.
By default, select crtc based on which one covers more of the video output.
pipe property can be used to override selection when both have partial
coverage.
commit f5017a06a271bba0ace3c5415b78e78bc0c96f22
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Sun May 20 17:25:33 2007 -0700
Use CRTCs instead of pipe indices for video pipe selection.
Replace pipe indices with crtc indices and store references to the xf86Crtc
objects in the video private structure.
commit 2df87256df755e972eb884bc742832038a020b2c
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Sun May 20 17:23:26 2007 -0700
Dump pending ring on crash.
When the hardware locks up, dump the pending commands in the ring for
analysis.
commit 9971fac87622c93503540196e1756fded3d4869e
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue May 22 10:46:39 2007 +0200
i830: Provide new DRI texOffsetStart hook when available with EXA.
commit 5390a2e2611950d3f48cc735df4a0c37bc5377a5
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri May 18 17:51:36 2007 +0200
Update vblank pipes when a pipe gets disabled.
commit 4120a20626998272424225261f2cf7960b7ec0ca
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri May 18 10:10:34 2007 +0800
EXA: add render enter helper function
That notify mesa rendering is smashing the state, and check last 3d
operation to do sync after we're swapped in or others.
commit 8db28aeaa6e908017b40bd9180f144a2972f6278
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri May 18 09:54:34 2007 +0800
Fix ring debug code
Use proper unsigned type for timer variables, and try to dump 965G state.
commit 16e50a91dd8b3676e8ce06052c549ab27e6843b7
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri May 18 09:53:36 2007 +0800
EXA: remove a flush cmd in i915 render code
commit 12a9fcfe1b25cee850380d8ce11ef11cde9aaacb
Merge: b930bb9 e89d5f2
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu May 17 15:11:29 2007 -0700
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit e89d5f275442915cc7777e75d3fcf7e7ed0f2084
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Thu May 17 15:00:12 2007 -0700
Make each output control clones/crtcs. Split DVO into LVDS, TMDS, TV.
Move clone/crtc config into each output where it's easier to understand (no
need for a switch statement in I830PrepareOutputs. Also, split DVO into
three sub-types (TMDS, LVDS, TVOUT) as those have different cloning
abilities.
commit a441954630c6cdabbf463bfc3404160f97a04b4f
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Thu May 17 14:11:49 2007 -0700
Enable panel fitter on ivch DVO.
Using BIOS source code as a guide, set up the panel fitter on the ivch. This
involves setting the pipe to the panel fixed mode, the DVO to the source
size and assigning vertical and horizontal scaling factors in the ivch
itself.
commit c0daa0a982e7074af4b50653b4a45b0a6352b43d
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Wed May 16 14:02:00 2007 -0700
Change DVO module interface to pass more state across. Fix IVCH display.
The DVO module interface reflected most of the xf86Output API to the
underlying functions; finish that work given the changes that have since
occurred in the xf86Output API.
Move the LVDS-specific code into the IVCH module and make that work on the
Thinkpad X30 (an i830-based laptop). Panel scaling does not work yet.
commit b28817a87a1608e849e4a9a736dda43533a84b0c
Author: Keith Packard <keithp@dulcimer.keithp.com>
Date: Wed May 16 13:59:36 2007 -0700
Add i830_bios_get_aim_data_block to read AIM data from BIOS
Add-in modules have per-module data in the BIOS which contains configuration
information which cannot be entirely discovered.
commit b31bef1a8effa9acb6de7edd206b9d8c48d88144
Author: Keith Packard <keithp@work.jf.intel.com>
Date: Sat May 12 20:04:31 2007 -0700
Deal with i830 CRT load detection which cannot use FORCE_BORDER.
Chips newer than the i830 can force the border color for the active period
of the screen, allowing the load detection to easily see the right data. In
addition, newer chips appear to have more sensible load detection hardware
which either ignores inactive periods on the screen or performs some
longer-term averaging. The i830 appears to provide unfiltered samples of the
detected load.
For the i830, then, emit a border at the bottom of the screen and, for load
detection, simply turn it purple and wait for the current line to be within
the border. Sample an entire scanline, counting the number of times the load
detection sees a monitor. In my testing, the presence of a monitor will
cause the detection to succeed every time, while the absense will cause it
to fail about 75% of the time. The code here, checks for presence at least
75% of the time, which should be adequate.
Also, as the new mode configuration code has already taken care to enable
the CRT output, eliminate much of the load detection code which is simply
duplicating functionality from the general mode setting code. This should
result in faster load detection as this code will now run in no more than
one frame time. It does burn the CPU the whole time though, polling the
displayed scanline register.
commit b930bb9d6da8c24dbe0949afb7bb2aa4bcb24687
Author: Eric Anholt <eric@anholt.net>
Date: Thu May 3 13:44:12 2007 -0700
Disable vblank interrupts when no DRI clients are running.
(cherry picked from commit 6621dd71ada839f4c1742e9e5b272e924cee21d9)
commit 3b769af53e0ef6ef9b56afd679446c73a0e63ea5
Author: Eric Anholt <eric@anholt.net>
Date: Thu May 3 13:44:12 2007 -0700
Disable vblank interrupts when no DRI clients are running.
commit 775fc125aa7ecd0f054959ef210be2df4dc54345
Author: Dave Airlie <airlied@airlied2.(none)>
Date: Thu May 3 20:58:50 2007 +1000
i810: be a bit more verbose about disabling DRI
commit 34f362d099d255f8f0bb34e9de30f953ee770163
Author: Eric Anholt <eric@anholt.net>
Date: Wed May 2 15:40:49 2007 -0700
Fix typo s/i/index/ in LoadPalette for depth 16.
Reported by: Haihao Xiang <haihao.xiang@intel.com>
commit f850d4727a2ad55c2116d0788f6684b2a0192d24
Author: Eric Anholt <eric@anholt.net>
Date: Wed May 2 14:16:21 2007 -0700
Make up a fixed panel timing for DVO LVDS, and use DVOA for DVO LVDS.
The fixed panel timing will only be available when the LVDS is already on
at X startup.
So far, our only mostly-working LVDS driver is for the i830, and on i830 the
LVDS is always on DVOA, so use that for all LVDS chips. This may need to
change if we support the ch7017 I've seen used on embedded i845, for example.
commit f3168e3b0c5664a322ca6bb1c81fc94844cb30ab
Author: Eric Anholt <eric@anholt.net>
Date: Wed May 2 14:08:30 2007 -0700
Disable non-working GTT decoding on i830, and fix map/unmap of GTT.
commit 1fc630f24f8ad9e304cb0761f9cacca2224203c4
Author: Eric Anholt <eric@anholt.net>
Date: Wed May 2 13:29:21 2007 -0700
Add DVO[ABC] register debugging.
commit d0ec37e9c0ceab1080700cd7be4a7cc58552d465
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 1 15:56:37 2007 -0700
Make the DVO output name LVDS if it's an LVDS chip.
commit 490d05f99d2b62dd612d514d9ae0badbac9285ce
Author: Eric Anholt <eric@anholt.net>
Date: Tue May 1 15:47:01 2007 -0700
Fix typo in previous commit with s/XF86_DRI/XF86DRI/
commit c7bb34e83d7c459d932d01070cfeffbbf6c703ac
Author: Dave Airlie <airlied@linux.ie>
Date: Wed May 2 14:25:39 2007 +1000
disable all outputs on EnterVT
This disables all outputs on EnterVT as the SDVO output can confuse
the VGA output if the BIOS has enabled it on the same pipe but X
isn't going to use the SDVO.
Worked out on irc with keithp
commit cae0ae237b79fa7d3a82dfc8d3fb595ccb6c63e1
Author: Samuel Thibault <samuel.thibault@ens-lyon.org>
Date: Tue May 1 12:41:18 2007 -0700
Bug #10714: Fix build without DRI.
commit 6748d620fbf39dd98982856c09256bdec0fc82a1
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 30 17:27:23 2007 -0700
Ignore VideoRam now that its original purpose is obsolete.
It had been necessary to allow more than a small amount of memory to be
allocated, but now those old small allocations people had configured are
getting in the way.
commit a4f1a7872f6f959bb4bc6568face710bee3589de
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 30 17:13:09 2007 -0700
Allow physical-memory allocations within stolen memory.
Because stolen memory happens to be a contiguous block of high system memory,
we can just read the GTT entries for it to get physical addresses for our
allocations there if needed. This reduces fragmentation of the aperture space,
and will often reclaim up to 7 MB of memory that had been left unused since the
simplified aperture manager was put in place, but without reintroducing the
complexities of the old aperture manager.
commit 7d0d34cfdcc67d07e7667e13a9413743853134f8
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 30 10:39:54 2007 -0700
Disable some clock gating functions documented to work incorrectly.
commit 138ac8f36cb4e4b3776f313955372522646acbb2
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Sun Apr 29 14:43:19 2007 +0800
Alloc state mem buffer on 965G for xaa rotation
965G needs state mem buffer to setup render pipeline.
Thanks Barry Scrott for report this.
commit 0cd524e5411e35c8483c02ecc5062625809e6fc6
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Apr 25 18:09:10 2007 -0400
Implement the custom I2C protocol used by the ivch DVO.
The ihch DVO uses a modified I2C addressing scheme as described
in section 5.2 of the data sheet. Implement this by over-riding
the I2C read and write word routines.
commit 880314aabe6326ed56517034940f0e10fb16e866
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Apr 24 11:37:08 2007 -0700
CRTC Rotation under XAA wasn't hitting accelerated path.
The server rotation code is now using the root window in IncludeInferiors
mode rather than using the screen pixmap. Change the XAA Composite code
to check for this case now.
commit b23eae55c8cdd73e0aba1bf7ced283d402ee6470
Merge: 31bf269 cebdb8b
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Apr 19 20:38:18 2007 -0700
Merge branch 'origin'
commit 31bf269afed0a830e79cbbd9d4b1ee9843af326c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Apr 19 20:03:41 2007 -0700
Update version to 2.0.0
commit cebdb8bfc6170a0fb441039f4422917fd0c77e70
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Apr 20 10:54:34 2007 +0800
EXA: set enabling bits properly for i830
This was found when debug exa on a 865GV, we should set
pipeline state bits properly, otherwise the engine will hang.
commit 60e891915af7d0f522c9c3f966599fa07779f7aa
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Apr 19 14:02:23 2007 -0700
Eliminate LinearAlloc option and code.
With the fixes to the 2D frame buffer allocation that allows up to 65536
lines of 2D frame buffer in XAA mode, the old linear allocation hacks are no
longer necessary.
commit cca389769001c657435f056e1f1c26b0f52a48bd
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Apr 19 13:15:23 2007 -0700
Clean up 1.2 xserver build support.
Convert relative X server source path to absolute. Check for local copies
of needed header files before building, rather than requiring server source.
Remove extra duplicate -I elements in AM_CFLAGS in sub directories.
commit 07797fee88d6be0dfb30394a419dd86f8a3c9095
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Apr 19 13:01:37 2007 -0700
Fix mismatching braces when XF86DRI_MM is not defined.
A closing brace was left inside #ifdef XF86DRI_MM while the matching
open brace was outside.
commit 163c565527e8cda1f5a47c7fd63f04c80feaf3c7
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Apr 19 13:00:03 2007 -0700
Use I2C delay function instead of usleep.
usleep isn't always available, and we have an existing delay mechanism
available to use.
commit 378ceea3d9ddbec7a08ac2f07f9a8cd9cf3cef36
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Apr 19 17:30:28 2007 +0800
Fix mem list order and remove extra unbind call when free memory
commit db4b9e18810990e8900bdf54aa3091b876ea2658
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Apr 18 13:52:08 2007 +0100
Fix return status
commit 3f5111940e35989d334aa99cd1b0eb26293ebf1b
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Apr 18 13:27:59 2007 +0100
Update read_response to include the try on PENDING status
and remove it from get attached displays call.
commit 902388fa06f85486fe8010807ab53e4926cc979a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 17 14:21:25 2007 -0700
Don't try to init the XAA linear region unless we allocated memory for it.
Reported by JM Ibanez
commit 8abecae202b609375b6754dbd5ecce3d59036daf
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 17 12:28:43 2007 -0700
Fix i852 EXA Composite acceleration setup.
Reported by JM Ibanez.
commit 2dbe8d678b02b724c4f06255383f49bb4c2708b0
Author: Timo Aaltonen <tjaalton@cc.hut.fi>
Date: Mon Apr 16 14:14:19 2007 -0700
Fix build against xserver 1.2.
commit a089ac11beb4c801928c17780401e913bc0d5257
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 17 11:01:05 2007 -0700
Add all the possible ivch slave addresses (still commented out).
commit 37ee68a95ca8c86ebe9abafaaf55b060dd2a2f73
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 17 10:50:02 2007 -0700
Bug #10438: Fix 965 XV when sourcing from less than the full image.
Bob deinterlacing in MythTV, and the zoom options in totem would result in
attempting to source from outside the video instead of scaling appropriately.
commit ac9181c014638dbeb334b40b4029d0ccb2b7a0fc
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Apr 17 16:30:17 2007 +0100
Check for the PENDING message when reading the attached
displays. Ensures the command has completed before continuing.
(probably need to check PENDING in other SDVO calls too)
commit ab5bdee8a62c842ae32aaef57eb841ebcb644d2b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Apr 17 16:23:46 2007 +0800
EXA: fix i830 render
Fix tex blend pipeline in case that src/mask pict has no
alpha. Unmask color buffer write disable bits. These make
rendercheck run fine on 855GM.
commit 1a29750b8dba1371d7d0802744cdf2f3bfa83c13
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Apr 16 16:21:39 2007 +0800
EXA: fix 830/845G pict format
Fallback in 830/845G when pict format is a8, x8r8g8b8 or
x8b8g8r8. The hw doesn't support them.
commit 3a634bbd198650c1597dec4306d99928374c30f3
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Apr 16 15:14:49 2007 +0800
EXA: Add i830 supported pict format XRGB8888, XBGR8888
commit 3bcb9a0b4ba7f3df346b5708617a7aafcbe2490a
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Apr 16 14:27:49 2007 +0800
EXA: i830 render misc fix and cleanups
Try to map texture stream when setup texture map, and use
correct order in load_immediate_1 cmd, which fixed crash on
845GV. Also remove some flush cmds.
commit 64c30cf896f8bde3ee74c92b970132ab91b418cd
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Apr 16 13:58:50 2007 +0800
Update intel.man with 965GM chipset support
commit b67adb6de34cede0e31f02f26cd5ec7b1adfa586
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Apr 13 22:34:52 2007 +0800
Fix crash on G965 XAA with LinearAlloc option
We should alloc xaa_linear mem in LinearAlloc case, otherwise
we get crash when initializing xf86 fb manager.
commit b5b243e4120d6a048fb6bbe8814fe3184271e9d9
Author: Eric Anholt <eric@anholt.net>
Date: Thu Apr 12 12:34:23 2007 -0700
Add license headers to 965 programs.
commit 08cd5f9b0f086e51112008d50de48556372899f9
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 10 11:26:46 2007 -0700
Bug #10520: i810 manpage not installed despite users expecting it to be there.
Install it as an alias to intel.4x, since we're letting people load the driver
as "i810" still.
commit bf9771e9711361632afe3abeeedca7ce03497005
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 9 15:26:05 2007 -0700
Don't use extended regexps in sed when not necessary.
Some seds require a flag to enable extended regexps.
commit 656fbd952542ba5ddc9b018071008ceb38b1bd19
Author: Brice Goglin <brice.goglin@ens-lyon.org>
Date: Mon Apr 9 13:06:46 2007 -0700
Bug #10515: Fix module version number with more than one digit per field.
commit aa850d3c633a510d787ee59e538e26e5c3acbf4a
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 9 11:44:25 2007 -0700
Turn off ALWAYS_SYNC in EXA.
This slipped in as a debugging aid, and never got turned off. The driver
appears to work fine without it on an i915 system, and for the non-default EXA
option, we'd rather see issues found than continue running with debugging aids
and hiding them behind bad performance.
commit d2e75d8acde2541b85a0050d9e47182c1db7fc2c
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 9 11:34:57 2007 -0700
Avoid a magic number and correct a (currently harmless) ifdef in ResetState().
commit 9ed446e12bd21b7c8222c6e63a03a8e2ec6b97e2
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 3 11:39:48 2007 -0700
It's 2007 now. Didn't I get the memo?
commit d9d05b553ca1f98efc230ef13f34576122311ac1
Author: Eric Anholt <eric@anholt.net>
Date: Tue Apr 3 00:15:02 2007 -0700
Bump version to 1.9.94 for 2.0 RC4.
commit eb45315b07624cb0506d539f523728a651efb798
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 2 18:20:33 2007 -0700
Move README to being a plain old text file.
commit 9b78208f1ef1a8ee98f2aa139956659169e234ab
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 2 18:20:15 2007 -0700
Move a bunch of debugging verbosity under Option "ModeDebug".
commit 9ea83d440d6b9e30d4627e34168226a6b4b2a841
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 2 11:39:27 2007 -0700
Update README source for new release notes.
commit c6d0bf9fb6033339159d98dc2b9fe44759ad9de5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Apr 2 10:09:43 2007 -0700
Remove long-stale TODO file.
commit c59e5895a0ea1f219c8f63a02b429a024bd1ed66
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Apr 2 07:18:04 2007 +1000
make warning info only so ppl don't go reporting stupid bugs
commit e119eaabb2ad1ffc1d83f18199f49c52ec71b0fe
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 30 17:09:18 2007 -0700
Warnings cleanup in ch7xxx.
commit fd98e88d1a6e0e8d35bda868e7afcb78d2d11524
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 30 17:07:29 2007 -0700
Finish off some function renaming that was missed before.
Thanks to alanc for catching this.
commit 274b99e5e750228eba9a67773725a40ebaa9bf56
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 30 17:06:43 2007 -0700
Don't forget the warnings CFLAGS in subdirectories.
commit aa6a9abb34e93780c07563ab5b21d8c064ea0a1c
Merge: 670c852 107ac12
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Mar 30 12:10:17 2007 -0700
Merge branch 'crestline-qa'
commit 670c8521f18f01b9ea899ceb68d2a3dbb884b199
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 29 13:43:31 2007 -0700
Add missing file for old server compatibility build.
commit 89c84f939f2dbed1d03a5f0e1daae23a229e47bc
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 29 13:40:52 2007 -0700
Whitespace cleanup in Makefile.
commit 6cd3b2c2de4596886aab85988b16cf63e8887add
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Mar 27 15:34:32 2007 +0800
EXA: i830 fix blend action
i830_get_blend_cntl() has already added S8 offset.
commit 35b3dd881a333569ce20ddf36b915b095757a1ba
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Mar 27 15:33:43 2007 +0800
EXA: fix i830 componentAlpha support
Pick fix from i915 render, change tex blend pipeline for CA.
commit df96d9a11d038ad64673022ce14c24223b3bd34c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Mar 27 15:32:53 2007 +0800
EXA: fix i830 texture setup
Use LOAD_IMM_2 helper cmd for tex setup. Enable RepeatNormal
support. Fix A8 format, i830 can support it now.
commit aa78e67553ffe8ca986330f0ee49b5414c71a71f
Merge: 768821b 2191634
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 26 22:00:36 2007 -0700
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 107ac12867eda6b86212159db15c640d3490f2da
Merge: 6548817 2191634
Author: Nian Wu <nian.wu@intel.com>
Date: Tue Mar 27 12:51:45 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 768821bd3832aad01e44856199e60c6b7726a83b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 26 21:27:54 2007 -0700
Bump version to 1.9.93 for 2.0RC3.
commit 2191634dd67b3219bb88f365bcf951d5a58140e8
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Mon Mar 26 14:58:41 2007 -0700
Add Solaris to list of OS'es with agpgart in man page
commit 1c809f92467f97b098bcc89d66e60f6f88d9bade
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 26 13:03:28 2007 -0700
Update .gitignore.
commit f7befe50af4c13554d1f7aee6b05848ac312411b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 26 13:01:11 2007 -0700
Power on the LVDS B-channel pairs only when we've chosen dual-channel mode.
It was basing off of the clock rate, but we have an override to use the
existing dual channel state when we can detect it, so the two settings were
conflicting.
commit 827dc457a4fd0b97c95ec696ec9c3cd2f4a4becb
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 26 12:45:23 2007 -0700
Update manpage to remove Rotate option and point at xorg.conf instead.
While here, update a few other bits as well.
commit 654881794ae1ad7214e85091b9015ae0fbdc5ddc
Merge: 6de3edc d572771
Author: Nian Wu <nian.wu@intel.com>
Date: Mon Mar 26 17:00:11 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit d5727717c9141be28a69b1154ccd23c23207f8f6
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sun Mar 25 23:44:59 2007 -0700
Switch TV_FORMAT property to format XA_ATOM
This allows the driver to report the set of valid formats in the property
data.
commit 6de3edcb52e6258f1af75e4f4bef73de1698445d
Merge: d874aa3 1e6e675
Author: Nian Wu <nian.wu@intel.com>
Date: Sat Mar 24 17:00:13 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 1e6e675524461ef0eb1983de89e2877426571a55
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Mar 23 23:42:52 2007 -0700
Eliminate calls to RRPostPendingProperty.
RRPostPendingProperty has been removed in favor of RRPostPendingProperties,
and that call is now managed outside of the driver.
commit 28da6f4e307880326dd553f50fe3fff3b9be9f4f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Mar 23 14:36:42 2007 -0700
Record 3D state loss at EnterVT in last_3d value.
last_3d set to LAST_3D_OTHER indicates that the 3D hardware has unknown
state.
commit ab19439cf4592e4607dc0bfc602aba3d56645a42
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Mar 23 14:34:27 2007 -0700
Don't call AdjustFrame on EnterVT.
AdjustFrame is strictly for legacy compatibility; calling it on EnterVT
wrecks crtc positions.
commit d874aa31599da4777438cc51469afe9b66601f55
Merge: 94dbc37 26f32ef
Author: Nian Wu <nian.wu@intel.com>
Date: Fri Mar 23 17:00:12 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 26f32ef680a19e63af4b7c8c84141fe32263f298
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Fri Mar 23 01:17:58 2007 -0700
Property size is in units, not bytes.
Several places were using byte lengths instead of unit lengths for
properties.
commit f48dc501fbf74e0ac348f0b77750016597849ef4
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Fri Mar 23 01:08:08 2007 -0700
TV output properties: TV_FORMAT, LEFT, TOP, RIGHT, BOTTOM.
Remove TV format from mode name, instead use an explicit output property and
split the input resolution from the tv format. Add properties to set the
blank area on all four sides of the image.
commit 94dbc3725358d63fe0ac8e6749489c993d24ede2
Merge: 28af380 20b2685
Author: Nian Wu <nian.wu@intel.com>
Date: Thu Mar 22 17:00:15 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 20b26854abdacb6dc45cba2d81d515b2e47e25f1
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Mar 22 10:33:15 2007 +0800
EXA: don't smash vertex header in G965
Originally we smashed vertex header to store texture
coordinates, this is working as we only use sf/wm kernel
and disable all other stages on pipeline. But better to
not do this. This also cleans up vertex elements state
and makes vertex buffer order looks "normal".
commit 28af380ab133eb14d21dc650c77bdbab66576255
Merge: 300e893 e06c5f7
Author: Nian Wu <nian.wu@intel.com>
Date: Wed Mar 21 17:00:04 2007 +0800
Merge branch 'crestline' of git://otc-graphics.jf.intel.com/git/xorg/driver/xf86-video-intel into crestline
commit e06c5f727fb2e2de111ac9e691a877c56d2ca1b4
Merge: 0202399 3025fa0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Mar 21 15:04:21 2007 +0800
Merge branch 'master' into crestline
commit 02023998663cc7f0735fadfb1719d93dc2e5a112
Author: Eric Anholt <eric@anholt.net>
Date: Wed Mar 21 00:00:56 2007 -0700
Whitespace and symbolic reg names cleanup in i830_panel_fitter_pipe().
commit 3e9ec78b4f54defb9986e11e6f2ac3475755849d
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 20 23:58:48 2007 -0700
Set the panel fitter to the right pipe on Crestline.
commit 3025fa0fb2bf5ace7076796e45e2560fe8410e8d
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Mar 21 14:50:45 2007 +0800
EXA: try to enable rotation for G965
The new sf/wm should handle the texture sampling only in
rotated case. Also fix possible hole in VUE slot.
commit a50009604152bf9237c40bd098b3b1da3d018929
Merge: 0a612e7 2239448
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 20 23:32:19 2007 -0700
Merge branch 'master' into crestline
Conflicts:
src/i810_reg.h
src/i830_display.c
commit 300e893cec19dca48e00ee25014b8714dc13b278
Merge: 96e8699 0202399
Author: Nian Wu <nian.wu@intel.com>
Date: Wed Mar 21 08:55:50 2007 +0800
Merge branch 'crestline' of git://otc-graphics.jf.intel.com/git/xorg/driver/xf86-video-intel into crestline
commit 223944878cf38f86580df5a7d3102d86cfc061b9
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 20 14:33:53 2007 -0700
Attempt to fix single/dual-channel issues on i9xx LVDS panels.
- Use the existing single/dual-channel state when available, as changing it
doesn't appear to work out.
- Set the power state of the CLKB and B0-B3 pairs according to whether
choose to go dual-channel or not.
- Restore the LVDS register at the appropriate point (before DPLLs are
re-programmed.
commit 96e86994f3d1b4938e99a751454ee99bebfe40d3
Merge: f465c23 0a612e7
Author: Nian Wu <nian.wu@intel.com>
Date: Tue Mar 20 13:11:09 2007 +0800
Merge branch 'crestline' of git://otc-graphics.jf.intel.com/git/xorg/driver/xf86-video-intel into crestline
commit 0a612e7115ff993bb8e9a00df13c0b0d20122fd6
Merge: 8bb6778 4c4faf2
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Mar 20 11:34:40 2007 +0800
Merge branch 'master' of git://proxy.ims.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
Conflicts:
src/i830_display.c
Change LVDS output and postread like upstream. This might
need to be retested on 965GM LVDS.
commit 4c4faf260eb4dad1b1919c6168fa9ef477b98a39
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 19 13:36:37 2007 -0700
Set the CURSOR_SIZE register when present.
Failure to do so gets you a lot of pretty colors.
commit 64c14204453bea3f98d19861c450612e718e6c69
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 19 13:35:43 2007 -0700
Print the mode actually being set per pipe.
commit 3ce802414a20ca8af128a00e6925a099dd90ceb4
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 19 11:35:11 2007 -0700
Add debug output for ADPA.
commit c21b88d838fda1f00f6f6bcfe7855d32543c6f3f
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 19 10:45:58 2007 +0100
Fix build when DAMAGE is not defined.
commit 991719c21a6cc1b5d9b7cbe30d4b333718b3e686
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Mar 18 23:05:33 2007 -0700
Make i830_sdvo_write_sdvox write everything twice.
For some reason, certain chips don't correctly enable the SDVO hardware when
this register is written only once. We're following what the BIOS code does
and writing it twice now, but with extra posting reads to boot. Yes, this is
cult-and-paste, but it fixes problems found on deployed hardware.
commit 9118122a232d4cf7760bcb0874fe970c25251378
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Mar 17 21:34:03 2007 -0700
Allocate 4 separate buffers for HW Cursors on Linux.
Linux cannot allocate a large fixed buffer for the HW cursors as needed for
FreeBSD; instead, allocate four separate buffers. The code now prefers to
allocate one buffer (less overhead) and falls back to separate buffers only
when necessary.
commit 62a5399d70ac3f8579441d617f8d80c94942a32a
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Mar 17 21:32:36 2007 -0700
Elide I830DRIClipNotify for older DRI versions.
I830DRIClipNotify is passed to newer versions of DRI; don't include it in
the server when building against older versions.
commit 05e0021147a89254182c277007236448f315231c
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Mar 17 21:31:04 2007 -0700
Cast ARGB cursor address to CARD32 * to eliminate warning.
While we're just doing a memcpy, it's nice for the two argument types to
match.
commit d05bb5362e986c9d27bc03c7e1a939ba28824810
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Mar 17 20:21:59 2007 -0700
Increase DDC I2C RiseFallTime to handle older monitors
Changing this value slows the entire I2C bus down, making it far more
reliable on older monitors. Note the same change has been made in the core X
server code; this change is included here to ensure that older X servers
work reliably with this driver.
commit 44d1b544cec2e75735d2e27d66a9240317b962c2
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Mar 17 17:15:43 2007 -0700
Build fix for pre-XF86DRI_MM environments.
Misplaced brace broke builds with older DRM libraries.
commit a58befe9d243bd562cb4b2f08ec5c9f754148c20
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Mar 17 17:12:37 2007 -0700
Remove extra (and incorrect) I2C ByteTimeout setting.
Setting the value correctly and then immediately breaking it caused many I2C
transactions to timeout with slow monitors. Oops.
commit 9d6d9ace4bd3180a4484321c3b96a83bc4adaf84
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 16 19:41:54 2007 -0700
Move vendor ID check in the utils to after pci_device_probe.
Even current libpciaccess seems to require this.
commit a117bc9e3eb824f2056ee6416859ea3ab1fdcc30
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 16 19:39:34 2007 -0700
Add the (afaict) correct ch7017 I2C slave address.
commit 29446cdb4f72e12c5249b0d4b79ea56d9fe19934
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 16 19:18:37 2007 -0700
Fix compile failure due to needed types being in inttypes.h on Linux.
commit 213394fbaaf353404cbb3aaa4c20860f48ee1079
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 15 19:13:28 2007 -0700
Fix crashes and other failures when a cursor allocation fails.
Now, we allocate one single block of memory for cursors, and either succeed or
fail once, rather than trying to support partial fallback modes that generally
resulted in pain due to being untested. In particular, this fixes cursors on
FreeBSD, which only allowed one large physically-contiguous allocation.
commit 316ee682d342556b65cbd60409201591e916aac5
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 15 18:53:55 2007 -0700
Don't reload the cursors if we haven't set up the screen yet.
This avoids a crash during preinit if we set a mode for load detecting.
commit 8b06ab50bbd79dfaf4c90a6f76116ace64b85b77
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 15 10:12:14 2007 -0700
Fix sparse warnings about using 0 for NULL.
commit 8ae6ad93329e2842c6f2d5b20ffeb0c14d10c0de
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Mar 15 00:00:51 2007 -0700
Use new driver-independent CRTC-based cursor layer.
This eliminates all of the cursor rotation code and other cursor management
infrastructure, leaving a fairly simple hardware layer in its place.
commit 9fbef2de9edbbed9c2f6a80c4074b9b245547c45
Author: Eric Anholt <eric@anholt.net>
Date: Wed Mar 14 12:34:34 2007 -0700
Bump to 1.9.92 for RC2.
commit 555b801a75cafa082808bc9bb683e700fc97d79a
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Mar 14 11:41:50 2007 +0100
Make sure the legacy texture area is there when needed.
This currently only matters when the DRM memory manager is not available and
Option "Legacy3D" "off" is specified, but that hasn't always been the case and
might change again in the future.
commit 66fdb08c83d353fbe4e917900c54b555c869eb80
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 17:07:10 2007 -0700
Refine the i855 LVDS clock code. In particular, p2 is always 14.
This gets correct clocks detected on most harware. The SSC is always assumed
to be 66Mhz, which may not be true, but we'll fix that when we find example
hardware.
commit 44708bdd9ebfef0328302c9a964b80deb46e57c6
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 16:55:38 2007 -0700
Get SDVO DPMS working on the Mac Mini by writing SDVOB and SDVOC together.
Also, add code for setting the encoder power state like the BIOS does, but this
doesn't appear to work. We do much more than the BIOS does in powering things
down, so perhaps that's interfering somehow.
commit 5135b3a79f9c30ebce78c84c49846bba83607fed
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 10:21:06 2007 -0700
Use a POSTING_READ(reg) macro instead of using the (void)INREG(reg) pattern.
commit 578da7ca705c5a58c0bd397b0831e2f95140f8ae
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 10:11:29 2007 -0700
Add PCI write posting protection to i2c putbits.
commit cf33abe43bd95c9437fad8e6201a24084ff96cb8
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 10:08:57 2007 -0700
Add write posting protection for the SDVO DPMS-on path.
commit 9d30f0007203157e6b82fa0ffc57324490eb2ca0
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 10:04:06 2007 -0700
Replace #if 0ed LVDS register setting with updated comment.
commit 9c17c6e9c63563cad5edff837519a73fe0afe313
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 09:55:49 2007 -0700
Add write posting protections to relevant register writes in the mode-set path.
commit 2824ec7ccbf44ba413a6133f735f4a548c73b3cd
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 13 09:53:35 2007 -0700
Fix uninitialized string use in SDVO non-TMDS case.
commit f465c23750adf908c0ea874f95aad98ebd2f1015
Merge: d33e8da 1ed3843
Author: Nian Wu <nian.wu@intel.com>
Date: Tue Mar 13 17:00:44 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 1ed3843f73a0d8efa405daff3483ebe70bf6134f
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 12 17:47:32 2007 -0700
Make the 965 use Y-major tiling for the depth buffer, as required by the spec.
An example of the failure can be seen with the reflect demo when set to
depth buffer mode.
Reported by: Haihao Xiang <haihao.xiang@intel.com>
commit 7aa257154685bd2520649ce87a3a84e55644d02c
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 12 19:00:14 2007 +0100
Fix build against released libdrm.
commit 7c561956a28e90667fef140bc3cfa0edca464f15
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 12 18:55:27 2007 +0100
Defer flipping pages back to normal until the end of the DRI block handler.
Doing it earlier can result in the wrong page being visible, giving the
appearance of a frozen X server.
commit fe59ab9f562fd10118563d80eb3351a4d3b48b3f
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 12 13:03:47 2007 +0100
Disable page flipping if the DRM is older than 1.9.
Older versions don't support the functionality we need.
commit ba55ff15df974197bebd871e28bb96d817ae41c7
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 12 13:01:00 2007 +0100
Fix attempt to flip pages back to normal when the last 3D window disappears.
When this succeeds, 2D rendering does not have to be synchronized to back
buffers until the next 3D window appears.
commit c4a23c5ef8ce56ee0fe547fbc7c6623c021f801b
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Sat Mar 10 16:15:33 2007 +0100
Remove unused have3DWindows from pI830.
commit d33e8daa6874ced978d2a1f687c48922555f2524
Merge: 58aeb87 797aa6f
Author: Nian Wu <nian.wu@intel.com>
Date: Mon Mar 12 09:03:52 2007 +0800
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 797aa6fcb1231587bde1efb47bc8430c4c8d8110
Author: Dave Airlie <airlied@linux.ie>
Date: Sun Mar 11 12:58:50 2007 +1100
fixup missing assert includes
commit 43a80ef9094efcb49027c83f0e726f907fecfbb2
Author: Dave Airlie <airlied@linux.ie>
Date: Sun Mar 11 12:58:26 2007 +1100
fixup brace alignment for older X.org
commit 0d33fd3d03cef3a7e63d88ae441354390b37a937
Author: Dave Airlie <airlied@linux.ie>
Date: Sun Mar 11 12:58:02 2007 +1100
add XMODES flags to the i2c drivers
commit 3c2d6e07bdf8daef6486b594aef0d22460eb2585
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri Mar 9 23:49:46 2007 +0100
Don't crash when the SAREA pointer is NULL.
commit 7518b8959ee7598f3526365a83ea7e143a5d6a4e
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri Mar 9 19:50:03 2007 +0100
Revert change accidentally included in previous commit.
commit 1991a90ae90b388c914985d20d6f8c3637856e9a
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri Mar 9 19:47:13 2007 +0100
Update SAREA pipe sizes in i830_crtc_dpms instead of i830PipeSetBase.
This allows setting the size to 0 when a pipe gets disabled.
commit aef161853033907c6916337cebe88c8f111dd542
Merge: 1b54ee4 14ee919
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri Mar 9 15:14:48 2007 +0100
Merge remote branch 'origin/master' into i830-pageflip
commit 1b54ee493fb96f944aa81e56fa6f00a8067f87fc
Merge: e972265 81722a2
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri Mar 9 15:13:50 2007 +0100
Merge remote branch 'origin/master' into i830-pageflip
Conflicts:
src/i830_dri.c
commit 14ee9195d203192d3f613919f230b20b900ffdba
Author: Eric Anholt <eric@anholt.net>
Date: Wed Mar 7 13:00:03 2007 -0800
Bug #10157: Fix cursor corruption on server regen.
commit 58aeb87f2e335d15eba73ce9dd1982e867c52403
Merge: a4e7e81 81722a2
Author: Nian Wu <nian.wu@intel.com>
Date: Wed Mar 7 16:02:03 2007 -0500
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit a5f0522b1d34236278861fe15bac2df099f0a2c7
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Mar 7 15:49:47 2007 +0000
Add some additional checks when XAA is enabled.
commit 81722a21d232fa6cfb11fbe3d984abab50e89bcc
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Mar 6 23:16:53 2007 -0800
Remove usage of 'shadow' module. Use xf86CrtcScreenInit.
With the new mode setting code, rotation is handled outside of the driver,
so the old usage of the 'shadow' module is no longer needed. Code to
initialize the crtc structures has been moved out of the driver and into the
modes code.
commit 04f50961e2f1610c39e7e4b45811f2a6b517cad6
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 6 14:23:06 2007 -0800
Bug #9898: Fix a crash with NoAccel set.
commit b07dfbba5df7728232b38211c623185116dcea5c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 6 13:59:14 2007 -0800
Remove leftover code that was disabling tiling after we set it up.
commit 94c37f35872487c04136fb659526bffefd9c46ad
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 6 13:57:04 2007 -0800
Make the depth buffer X tiled instead of Y, and fix a Y tiling nit on 945.
The previous code claimed to set the depth buffer up as Y tiled, but due to
lack of implementation in SetFence, it ended up being X tiled. Actually
setting the Y tiling flag in the new version broke the depth buffer, so just
switch the depth buffer to X tiling, which appears to work fine.
commit a4e7e814a24dbe30a33e6ad45baeb41d190a2724
Merge: 862088b 4042b27
Author: Nian Wu <nian.wu@intel.com>
Date: Tue Mar 6 16:01:40 2007 -0500
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 30bb719ca0abc2599ffb89e59f297fa9a0a00c3c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Mar 6 12:23:43 2007 -0800
Continue to allocate the legacy texture pool by default.
This is a partial revert of 7358642e64ab6d13bc1dc1a44703ee66d715ff61
If we don't allocate it now, when the DRM version is too low there won't be any
memory allocated and DRI will fail. Instead, waste the memory in the i915tex
case for now, and leave fixing it right (check DRM version up front and decide
which memory manager to set up) to later.
commit e972265261c421268e4fb806e587378d0adec577
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Mar 6 16:54:16 2007 +0100
Fix build failure.
Not sure how I missed this before... Thanks to Todd Merrill for reporting.
commit 862088ba6a91d3e7cf8d37126b1d9f4ee03a1f73
Merge: 11e9158 d717d9d
Author: Nian Wu <nian.wu@intel.com>
Date: Tue Mar 6 07:43:16 2007 -0500
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 1e1b45fa6ed1683cba4ae73ac98933e74c3ab9d6
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Mar 6 10:28:41 2007 +0100
Fix reduced DRI memory manager size.
pI830->mmSize is in kB.
commit 3c08bc7d6974a1a6cf5f9cb81898617032966c52
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Mar 6 10:14:47 2007 +0100
Fix some conditionals related to triple buffering.
Guard code that dereferences pI830->third_buffer with tests for that instead of
pI830->TripleBuffer. It could happen that we want to enable triple buffering
but (temporarily) can't because the third buffer couldn't be allocated.
commit c25cfafbe1eb380b58b5fc16e94f5cc6f422f0cd
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Mar 6 10:00:12 2007 +0100
Unify allocation of back buffers.
commit e787d7b698d320a7c45df35d58c5113413561fe2
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Mar 6 09:35:42 2007 +0100
Remove warnings about potential artifacts with page flipping and mixed 2D/3D.
The artifacts only seemed to occur when EXA was falling back to software for
the front buffer.
commit 6c299aea8e87e72c68c96c03594706c976601ede
Merge: 3308152 4042b27
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Mar 6 09:28:52 2007 +0100
Merge remote branch 'origin/master' into i830-pageflip
Conflicts:
src/i830_display.c
src/i830_driver.c
commit 4042b27f01fdb94e7fc0d4e991e054fff88479ea
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Mon Mar 5 22:32:52 2007 -0800
Move EnterVT mode setting code to xf86SetDesiredModes.
Make the application of crtc desiredModes generic code instead of
per-driver by creating xf86SetDesiredModes from the code that was in EnterVT
and calling it.
Also, move the frame buffer clear until just before mode setting to make
sure things are mapped correctly.
commit 55ee46aebbf1ec1a8ce914fbd0c8894fc857db8f
Merge: 5c72014 50aa094
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Mar 6 12:45:08 2007 +0800
Merge branch 'master' of git://proxy.ims.intel.com:9419/git/xorg/driver/xf86-video-intel
commit 5c720147e2b86ca4046b7c3812c1ca6b0fb78c9d
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Mar 6 12:44:04 2007 +0800
EXA: try to always alloc exa i965 state buffer in stolen mem
I think this is a safe way to work around any possible chip
error.
commit 11e91586169b4f4bf2b41c0e0e620a69670c2f07
Merge: a24962a 0150270
Author: Nian Wu <nian.wu@intel.com>
Date: Mon Mar 5 16:00:20 2007 -0500
Merge git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit a24962af9ed39fabca0152cae1265a29fe6237d3
Merge: 35e9310 8bb6778
Author: Nian Wu <nian.wu@intel.com>
Date: Mon Mar 5 16:00:11 2007 -0500
Merge branch 'crestline' of git://otc-graphics.jf.intel.com/git/xorg/driver/xf86-video-intel into crestline
commit 50aa09425f54c4eeca7f8b0fae9579209b10b9c4
Merge: d717d9d c2c6255
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Mar 5 11:28:46 2007 -0800
Merge branch 'modesetting'
commit c2c62559e702e7de1fa2ef309fa647ab13564dc3
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Mar 3 23:12:54 2007 -0800
Move single mode setting code to X server.
Code to drive the global configuration from a single mode setting operation
(from RandR 1.1, XFree86-VidModeExtension or XFree86-DGA) has been included
in the X server now, so remove it from this driver.
commit 35e9310ef59873877422dcaf9a65b38789fc8ad6
Merge: c8e6f0b b27fa2c
Author: Nian Wu <nian.wu@intel.com>
Date: Mon Mar 5 09:01:55 2007 -0500
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 8bb677889d3f71cde671f17a3589939acad2c3b3
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 5 05:08:51 2007 -0800
Fix 965GM SDVO by not setting fields in SDVO[BC] which have new meanings.
commit 330815251dee808754b328cd2fd60db39f2460eb
Merge: 50ba1ff 0150270
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 5 13:05:20 2007 +0100
Merge remote branch 'origin/master' into i830-pageflip
Conflicts:
src/i830.h
src/i830_dri.c
src/i830_dri.h
src/i830_driver.c
src/i830_memory.c
src/i830_xaa.c
commit d717d9d566fe3c0866b06840114e1c1990bd7be0
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 5 12:57:21 2007 +0100
Fix DRM memory manager initialization.
It takes the offset and size in pages, not bytes.
commit a0c83af3430b6705ab2ecae59085d1c74e890c19
Merge: c0f99b4 bc20b54
Author: Eric Anholt <eric@anholt.net>
Date: Mon Mar 5 03:37:53 2007 -0800
Merge branch 'modesetting' into crestline
commit 7358642e64ab6d13bc1dc1a44703ee66d715ff61
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 5 11:53:09 2007 +0100
Fix handling of new vs. old texture pools.
Only one of them can be active.
commit 50ba1fff886a7f51b178ac6d3a1ba79a3014b214
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Mon Mar 5 10:22:07 2007 +0100
Be more verbose when page flipping can't be enabled for various reasons.
commit 015027034e970f1e3bb6ab239f7e0119235e404f
Merge: 9a51064 bc20b54
Author: Eric Anholt <eric@anholt.net>
Date: Sun Mar 4 21:49:00 2007 -0800
Merge branch 'modesetting'
Conflicts:
configure.ac
src/i830_driver.c
src/i830_modes.c
src/i830_video.c
commit af565872a49a1a464ee4154c27136660b184c4c1
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Mar 4 21:20:33 2007 -0800
Set version number to 2.0 RC1 (1.9.91).
commit bc20b54c34088356a277beaebcc90bb4a7063e19
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Mar 4 19:35:44 2007 -0800
Support new CRTC/Output prepare/commit hooks.
New hooks replace explicit invocation of DPMS functions to manage mode
setting sequencing.
commit b27fa2c257ccc49c6f29a20a3e672ebaaf58e7aa
Author: Eric Anholt <eric@anholt.net>
Date: Sun Mar 4 17:15:45 2007 -0800
Fix a crash with XAA and DRI disabled after the allocation rework.
commit fc7d43c2b6b98be597152fbd88024273edd931d0
Author: Eric Anholt <eric@anholt.net>
Date: Sun Mar 4 17:14:30 2007 -0800
Use -f for ln of server source. Otherwise, changing paths didn't take effect.
commit b7b6063e62927dd135e118c433f48b4d0b5fe246
Author: Eric Anholt <eric@anholt.net>
Date: Sun Mar 4 15:53:50 2007 -0800
Add a little BIOS dumper program.
This isn't actually tested yet as libpciaccess doesn't do rom access on
non-linux yet.
commit 6aeb855b9d4e03d458773240a9c0c9c1edd3e403
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Mar 4 17:11:40 2007 -0800
Shadow pixmaps use fixed offset of 0.
Shadow pixmap contents are copied from the main frame buffer and contain
only the bits displayed by the crtc, not the whole frame buffer. The crtc
origin is always interpreted by the shadow copying code, the frame buffer
itself doesn't move.
commit c8e6f0bac13e0e407f9771b1bbf126f023c1511b
Merge: 0ed5a2f c0f99b4
Author: Nian Wu <nian.wu@intel.com>
Date: Sun Mar 4 09:00:12 2007 -0500
Merge branch 'crestline' of git://otc-graphics.jf.intel.com/git/xorg/driver/xf86-video-intel into crestline
commit 7d08f720a95499e8d00dcd7174f06731de420017
Merge: dd24d2a 435d355
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Mar 3 23:13:03 2007 -0800
Merge branch 'modesetting-origin' into modesetting
commit 435d35558d8135a2c1724dfd813fb4a9a4e14178
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Mar 3 22:46:31 2007 -0800
Update for Aaron's xserver changes.
Add xf86CrtcConfigFuncs to xf86CrtcConfigInit
Add canGrow option to xf86InitialConfiguration
commit c0f99b4962553e560a5cb882a5060d95db5477a4
Author: Keith Packard <keithp@gamba.jf.intel.com>
Date: Sat Mar 3 22:36:46 2007 -0800
LVDS dither control moved from PFIT to LVDS register for Crestline
The LVDS register now contains lots of new controls for dual-channel LVDS control
along with dither enabling. The PFIT register has a lot fewer controls as a result.
commit 0fa3d4f51b5ee0dba3882fd74b6ac4e7da708f8f
Merge: 10655c4 fd52d63
Author: Keith Packard <keithp@gamba.jf.intel.com>
Date: Sat Mar 3 21:02:17 2007 -0800
Merge branch 'modesetting' into crestline
commit 0ed5a2fdcfe9674175aa9af155c20695ef41cadc
Merge: 7ba80cc fd52d63
Author: Nian Wu <nian.wu@intel.com>
Date: Sat Mar 3 09:00:20 2007 -0500
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit fd52d635603b7093c5a2b7fa9c987cf59f9be27c
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 2 13:44:57 2007 -0800
Add a WIP UploadToScreen implementation. This almost displays right.
commit ca0fa875e8bb5cb778d4db7d8053ec0a5ae34ef4
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 2 11:46:45 2007 -0800
Move EXA offscreen memory back after framebuffer to avoid fallbacks.
Without this, the EXA code decides that the framebuffer is not in video
memory because it's not located between the start of video memory and the end
of EXA allocator memory. We should either have EXA let the driver decide if a
pointer is in video memory, or add a new field for "end of video memory" (not
just end of EXA offscreen allocation), but this fixes things for now.
commit 5a73624b9bcce0004e5b72c74667c9dd504b9c3e
Author: Eric Anholt <eric@anholt.net>
Date: Fri Mar 2 11:03:16 2007 -0800
Fix a crash when an ARGB cursor allocation had failed.
commit 7ba80cc3a5e0f469e3ee55c7537fdc952cd85911
Merge: 9796cb7 d5df52b
Author: Nian Wu <nian.wu@intel.com>
Date: Fri Mar 2 09:01:46 2007 -0500
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit d5df52be59a7dd950e73336ce5698e73480108b0
Author: Eric Anholt <eric@anholt.net>
Date: Thu Mar 1 08:35:13 2007 -0800
Actually add the files for reg_dumper.
commit 9796cb7ac4bd74d5336986bb194ff5875b028121
Merge: 42deb1e 1f5d166
Author: Nian Wu <nian.wu@intel.com>
Date: Thu Mar 1 09:02:22 2007 -0500
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 1f5d1666c8386ca4597c6f2c1ec239f9d821da4c
Author: Eric Anholt <eric@anholt.net>
Date: Wed Feb 28 16:27:55 2007 -0800
Add a non-installed command line tool using libpciaccess to dump registers.
This reuses the i830_debug.c code, so we can run that from the console or from
the BIOS-based X server to debug some remaining issues.
commit cd1d4b398ec91d551bdaaa26c769e5e6a9442df1
Author: Eric Anholt <eric@anholt.net>
Date: Wed Feb 28 09:47:38 2007 -0800
Many fixes to mode_get, mode_set, clock limits, and register dumps on i855.
This should fix a number of issues with i855s, particularly with integrated
LVDS panels.
commit 36cad3fcb65e3dcd88e58e301cd60adb121cb96b
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Feb 28 17:52:42 2007 +0100
Update vblank pipe setup when setting a mode.
commit b5316fb2623e9630cbd58020e0a7c95bf354c587
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Feb 28 17:50:56 2007 +0100
I830DRIClipNotify: Fix initialization of crtcBox[1].[xy]2.
commit 42deb1e10fc445d152b74e2b225daeaee2abb3d1
Merge: 76aac38 3e8e75e
Author: Nian Wu <nian.wu@intel.com>
Date: Wed Feb 28 09:00:24 2007 -0500
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 76aac382659bc1dab7dca078f703b9cf48b4ad74
Merge: 42fc06c 1ac83f5
Author: Nian Wu <nian@tinderbox.sh.intel.com>
Date: Tue Feb 27 14:42:42 2007 -0500
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 3e8e75e5d83a2fa7e9fc6e9a3fbb07dac548ea5a
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Feb 27 16:48:48 2007 +0800
Revert "EXA: enlarge 965 exa state buffer size"
This reverts commit 1ac83f51ee46d65237eae1b5c767e106ac9e29bc.
oops, current exa state + kernel program size + scratch space
is actually ~36KB.
commit 1ac83f51ee46d65237eae1b5c767e106ac9e29bc
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Feb 27 13:58:47 2007 +0800
EXA: enlarge 965 exa state buffer size
Origin size seems break all render, be sure to assign enough
mem. 80k works fine for me.
commit acd9f3e28fcf5e91e09d8bdca4cc58681b1fc92a
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Feb 27 13:56:31 2007 +0800
Fix typo when assign overlay reg mem pointer
commit 5b765065c0bdf671b60d8a2fe512f6307f753eab
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 17:25:57 2007 -0800
Consolidate shared structure allocation to the start of ScreenInit.
Previously, the structures would get allocated unnecessarily once, and
wouldn't get reallocated in time at server regen.
commit 6ed28c5aa34ff1d8b99a8d4721ddac7b9cac41ed
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 17:12:44 2007 -0800
Fix XV issues on 965 after the allocation rework
commit 36bfeb890aeb17a8ee058790dd69b4e9aba644a1
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 16:58:33 2007 -0800
Move the initial EnterVT to after we've set up acceleration.
This fixes a crash with initial rotation and EXA due to EXA not being
initialized in time for the shadow pixmap setup.
commit 732885c08daaf17034da8f4855d0b957ec3df9d7
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 15:04:56 2007 -0800
Bug #9604: Align the sizes of allocations to page increments as well.
Without this, the 965 DRI driver fell over when pitch * height wasn't
page-size aligned. Since the allocator only allocates at page-aligned offsets
anyway this shouldn't hurt us at all.
commit 0bfaeaab2838184827236c5c0fcc17f06d9e1372
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 11:11:56 2007 -0800
Fix physical memory allocations, including description in log.
commit 5732dd7221b7bb24bf21e16066f014a0c7cb6b2a
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 09:54:04 2007 -0800
Fix some texture memory allocation issues.
commit aeeae1b40fc012bcc01fcd2243d4993de819b7cf
Author: Eric Anholt <eric@anholt.net>
Date: Mon Feb 26 09:13:17 2007 -0800
Fix a crash in startup monitor detect.
commit 10655c4674cdac8a231c50dd9afc5d43fe43b4bd
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon Feb 26 09:23:14 2007 +0800
for merge with external tree
commit 9417af8630fce0476273b693ebac12129415e0cf
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Mon Feb 26 08:02:50 2007 +0800
fix conflict with external branch
commit 42fc06c85a0c487cfa26b9d4aa396402dbc4c2fe
Merge: 10655c4 3bce8bf
Author: Nian Wu <nian@graphics.(none)>
Date: Sun Feb 25 12:53:47 2007 -0800
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 84a7429730ddd29072d696accb9fdd8fea40731a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 23 14:59:24 2007 -0800
Always allocate logical_context, since we use it in emitting invariants.
commit 7bb725dee9ef0ccdc478ed4931dc267bcb80203f
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 23 14:56:58 2007 -0800
Improve logging of memory allocation passes, and clean the code up a bit.
commit 54198b26e87baa180208932b97f10b27d9c0fddc
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 23 14:17:07 2007 -0800
Move memory allocation to ScreenInit rather than PreInit.
This lets us do memory allocation just once rather than having several passes
(as long as things succeed), avoids trouble with zaphod mode, and will let us
do better automatic sizing of allocations soon.
commit 828deff6453872ef0f9fa35c08c9f95f464b1785
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 23 13:16:02 2007 -0800
Fix fence allocations on 965.
commit d3ac440e127c8a7716062852cd3b5e7943e289e4
Author: Eric Anholt <eric@anholt.net>
Date: Thu Feb 22 10:41:09 2007 -0800
Rework the video memory allocation.
The previous allocator worked in multiple passes, with (at least) one of
setting up allocations, another to attempt to adjust those for tiling, and
then a pass to set up the offsets and fix them in memory.
The new allocator is simpler, allocating memory immediately if possible,
setting up tiling up front, and choosing offsets immediately. AGP memory
is only allocated to back actual memory used, saving some memory that would
have been allocated for padding previous. It will also allow dynamic freeing
and reallocation of memory, which will be useful for framebuffer resizing.
commit a61a6b1db610a07060d0dcca54b66a4b2b3686cc
Author: Eric Anholt <eric@anholt.net>
Date: Wed Feb 21 09:43:24 2007 -0800
Reformat to 4-space indents, no trailing whitespace, and 80 columns.
I'm in the process of rewriting this file, and wanted to separate my whitespace
changes.
commit dd24d2a082b41abc466391c37a9b3d066586dc55
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Feb 22 11:46:44 2007 -0800
Remove copied X server headers from driver.
These two headers were copied during mode setting development; as that code
is now inside the server, these files are no longer needed here.
commit 681966ce6548c6f47b087eb7e369674b7ddbaade
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Feb 22 11:45:43 2007 -0800
Disable unused functions after configuring the remaining resources.
This eliminates an unsightly flash of the hardware cursor during X server
startup.
commit f5ab9e0ad3a65c972861dd53be6e33e1aac13191
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Thu Feb 22 18:57:23 2007 +0100
I830DRISwapContext: Some cleanups.
Also call I830EmitFlush() when entering/leaving the server context. Doesn't
seem to help for artifacts with page flipping and mixed 2D/3D unfortunately.
commit 8cce74f195e5ef6ce5599ecd52f35bcfcb0d7913
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Thu Feb 22 18:27:59 2007 +0100
Do not sync DRI windows between pages when possible.
commit f346549183a407a4bff6521ec2450dacb97442e9
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Feb 21 09:19:54 2007 +0100
intel.man: Fix typo.
commit 3bce8bf0e95e5842399959a5d6f6413e96f03adb
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Feb 20 23:10:17 2007 -0800
Pre-965 hardware had fixed pipe 1 for panel fitter.
The pipe mode setting code needs to disable the panel fitter when using the
pipe for things other than LVDS output. The driver was checking for panel
fitter conflicts using bits that the 965 chipset defines for selecting which
pipe the panel fitter is connected to. However, on pre-965 hardware, the
panel fitter works only with pipe 1 and those bits returned 0.
The result was that when pipe 1 was using the panel fitter, configuring pipe
0 would disable the panel fitter.
The fix provided uses a model-specific test for the panel fitter pipe.
commit 0bee64f4bc7581de7ab28ca438581d215e85c610
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Feb 20 19:09:37 2007 +0100
Add support for triple buffering using a third static buffer.
Need to bump the DRI DDX version minor for the added SAREA fields.
commit 2212baa8454abb4c7948c3f2e20e337f831d1b86
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Feb 20 18:39:13 2007 +0100
Don't mark page flipping as active when it really isn't.
commit fac8f2eb49de22abd853ca75f3c985d4d94e3633
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Feb 20 18:38:40 2007 +0100
Document Option "PageFlip".
commit 5a1a04649c62aa4b1c0617560b813642ce0c67b5
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Feb 17 17:01:04 2007 -0800
Make distcheck fixes. Distribute all sources needed even for older servers.
Always allow (but do not require) link to server sources so that needed
files can be included in the generated tar files.
Add remaining .g4a files and assembly output to distributed file lists.
commit 0ca926e63c7fa9122a8cba1424ce4cdee1c7b215
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Fri Feb 16 02:19:10 2007 -0800
Check for presence of xf86Modes.h file.
xf86Modes.h file signals the availability of the new modes API in the
server; use that instead of counting on X server version numbers.
Also, finish eliminating use of local copies of those header files.
commit 972f1109d23c0a3f821fa573e2aa40cd17ce2795
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Fri Feb 16 01:07:20 2007 -0800
Remove common code that has moved to xserver/hw/xfree86/modes
commit 20e146a09e3b4907a6800588ebfa787bfc5b0d89
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Fri Feb 16 00:57:44 2007 -0800
Change rotation pixmap creation API to permit start-time rotation.
Start time rotation requires that the pixmap be created after the server has
initialized the screens. Delay the pixmap creation until the first block
handler invocation.
commit 17e38e39a49b2a96e31cca4a0b922631c5f7879e
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Feb 15 23:09:43 2007 -0800
Enable mode setting function renames from shared code.
commit 8e7bc4b1f95f5d62ff18cd94f14f5e3949ef6a29
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Feb 15 11:17:53 2007 -0800
Use server sources for crtc/output generic code.
As sources for these have been merged to the server, use them from the
server source code instead of keeping copies in this driver.
commit 6e33c4c44030e05d6d07ca9274cfe4d6df2c0387
Author: Eric Anholt <eric@anholt.net>
Date: Thu Feb 15 09:54:43 2007 -0800
Print the correct meaning of bit 30 of pipeconf for 965 in debug output.
commit 4541150cdce3f2f83b8530d0863aecf28c6610a9
Author: Eric Anholt <eric@anholt.net>
Date: Thu Feb 15 09:51:04 2007 -0800
Detect core clock frequencies, to avoid double-wide mode when possible.
Additionally, don't attempt to set double-wide on the 965, where there is
no such thing any more (not that we'd ever see modes high enough to trigger
it).
commit d1be0dc4e9d443dcbd218a083cfb21a0b5d634ee
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Feb 15 11:03:12 2007 +0800
EXA: fix i965 default color (0,0,0,1.0) -> (0,0,0,0)
(0,0,0,1.0) is actually black...
commit c010d28f0a91a9831d366ea490878ef3d958021f
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Feb 15 11:00:06 2007 +0800
EXA: mask componentAlpha support
we're getting load of multiple sf/wm programs for i965, might
need to be cleanup in future.
commit ec55dd16c4c5f7612d33ae22a6249b3b1c60e2b6
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Feb 14 14:37:02 2007 -0800
Global namespace cleanups, filename fixes.
Ensure all xf86 symbols created here are protected with XF86NAME.
Remove accidentally exported symbols from namespace.
Make all to-be-DI files prefixed with i830_xf86.
commit 22a271555a46267c40448fa926d45692498ef7c6
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Feb 14 14:17:14 2007 -0800
Create driver-independent DGA hooks, remove i830 DGA code.
As RandR needs to poke at DGA code, and we want the RandR code to be
driver-independent, it seemed easier to just make the DGA code
driver-independent as well.
commit a7c64d5e28f608d54c94fa7a5c92bd5b471179c7
Author: root <root@guitar.keithp.com>
Date: Wed Feb 14 10:20:28 2007 -0800
WIP DGA generic support.
commit 55c7b017ed718107b9b11467030addf225728b84
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Feb 14 16:45:22 2007 +0100
Use new DRI ClipNotify hook to track page flipping per CRTC when available.
commit 3bd8edb95fcbbb49e97a1a2bdd5c8eae4f83d3a8
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Fri Feb 2 17:41:18 2007 +0100
Revive i830 page flipping support.
Use the damage layer directly instead of via shadowfb.
commit 1d22bad33b634aaf61976907cb2ceeec8a9ebe4d
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Feb 14 12:57:12 2007 +0100
Update SAREA pipe fields in i830PipeSetBase.
commit 0df490938af10d3a748221e2fb5467b0f244f9eb
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Thu Dec 21 11:27:28 2006 +0100
If the DRM can handle it, enable vertical blank interrupts for both pipes.
commit 1623b47c4863f5362587cdac855e3e11c109b007
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 13 17:37:56 2007 -0800
Switch the RECTLIST vertex order to (x2, y2), (x1, y2), (x1, y1).
This is the documented correct ordering, and while the previous ordering
(reversed) worked on some hardware, it failed on others.
Reported by: Wang Zhenyu <zhenyu.z.wang@intel.com>
commit 4bd4058dfdca84d6ebab82a1dfba99adf3852c9c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 13 14:29:52 2007 -0800
Bug #9941: ViewSonic VX2025wm sync polarity quirk to fix mode distortion.
commit 0ec4ffcb4e8e5e707e68bef1b13a324677f19f8f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 13 13:18:15 2007 -0800
Fix double free in the case of LVDS disabled through quirks.
commit 699fa88d2570de6173e2d866e11b7437f4842d74
Merge: 681b919 6641aec
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 13 13:10:08 2007 -0800
Merge branch 'modesetting-origin' into modesetting
commit 6641aec0a1cbc869fba1956c556cdd204631545a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 13 10:21:12 2007 -0800
Attempt to detect panel fixed mode from EDID or current programmed mode.
These two sources are placed in higher priority to the BIOS data when
available, since the BIOS data has proven unreliable. The BIOS data is still
read, and warnings printed if it doesn't match what we probe. The BIOS data
remains useful for the situation where we want to turn on LVDS but there is no
EDID available and no current mode programmed (i.e. booting with VGA or TV
connected).
commit 991439d4c78cf5b2a8f6bb8f5b36fffbfcc4e4fc
Author: Eric Anholt <eric@anholt.net>
Date: Tue Feb 13 10:07:47 2007 -0800
Remove dead #if 0-ed structure.
commit c3aed56d46baba057d83dc6ea12c6b4e705e54ba
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 9 13:16:37 2007 -0800
Fix comments on 965 pitch alignment restrictions.
commit 98318dfcc99264fb7b7ef34568712812aa6300b6
Author: Daniel Stone <daniel@fooishbar.org>
Date: Fri Feb 9 16:20:57 2007 +0200
add missing files to fix distcheck
A bunch of files were missing from _SOURCES, and the build was also broken
for missing files (from EXTRA_DIST) when building without gen4asm.
commit fce4390c4f1a76c65423114bb479814787612cd7
Author: Zou Nan hai <zhenyu.z.wang@intel.com>
Date: Fri Feb 9 11:32:22 2007 +0800
TV Enable
commit 00dadaa115951c36de9caf2a9d78909811ef34bc
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Fri Feb 9 11:14:50 2007 +0800
set DPLL before detect
commit 10712c7a781e50475ee7e8ccd5bfd2d820f863e2
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Feb 8 08:56:42 2007 +0800
EXA: i965 pixmap pitch align
This seems like a typo, which causes screen artifacts.
commit 44eacf2323454e26b535cc5a4f0789cb0ff0e7fb
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Feb 7 17:30:51 2007 +0800
EXA: fix render issue with i965
Fix SF kernel with corrent coeffient work, and correct
VUE storage in multi texture case.
commit 920aeaf8478f706ab3b1de4f20f5d351e64a0197
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Feb 7 13:15:52 2007 +0800
Make TV code same with external tree.
Fallback to old filter table.
4 spaces indent reformat.
Auto scaling seem to not work well on some low res interlace mode when input width > 1024, filter those modes.
Fix some subcarriar number
commit 6d9757e466863594300c83f3806fd4376bea0504
Author: Zou Nanhai <nanhai.zou@intel.com>
Date: Mon Feb 5 14:59:53 2007 +0800
Fix hang when TV is not connect.
commit 681b91924c364a1c00732f548539f2767929ba0e
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 2 17:40:34 2007 -0800
Add subpixel offsets to fix accelerated rotated rendering on i915.
This fixes the rendercheck "transformed src/mask coords 2" tests. Previously,
the source pixels chosen would be off by one in some cases.
The particular values were taken from Mesa, which uses .125 offsets (except
apparently broken for y), but the signs are changed. I would be happier if
I had better justification for why this worked.
commit 76a4f2eea826036e2ac16b7e8c61ab946038c120
Author: Eric Anholt <eric@anholt.net>
Date: Fri Feb 2 17:34:41 2007 -0800
Fix bad offsets in "right" rotation of the CRTC in cursor and update handling.
commit 785a59ead0e8d1d681b2cb6827ee58ad2c51f8c6
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Feb 1 22:48:44 2007 -0800
Rename driver from i810 to intel. Permit old name for compatibility.
Driver installs as intel_drv.so with symlink to i810_drv.so to ensure
existing configurations continue to work. Updated manual page to reflect
name change and add attributions for recent work.
commit 1dde7a15a3a42b881c57ece95feceffadf412cff
Merge: 16f30b2 1ba45a3
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Feb 1 21:31:27 2007 -0800
Merge branch 'modesetting-origin' into modesetting
commit 16f30b2e6c72e228c66946ff9efadd7278379745
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Feb 1 21:30:19 2007 -0800
Add "Ignore" option to per-output monitor, removes output from server.
Setting option "Ignore" "Yes" will cause the server to pretend as if the
specified output does not exist at all. It will not be listed by the
RandR1.2 extension, and the server will not attempt to detect monitors at
startup time.
commit b3633506dcd4fd58f0f9519cd67f6e75d6fb2042
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Feb 2 11:35:44 2007 +0800
Add Intel 965GM chipset support
commit 380129a17c61c783d77a87685ad5333e8b1c253c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Feb 2 11:33:46 2007 +0800
Revert original crestline pci id patch
commit f7489bbec150349bf03bea8d9d55451dbc92bfc2
Merge: f1285ec ae6d358
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Feb 2 11:26:57 2007 +0800
Merge branch 'modesetting' into crestline
Conflicts:
src/i830_display.c
src/i830_tv.c
src/i830_xf86Crtc.c
commit ae6d3585a4d96aa4dc05ca8563cebfa7796324ef
Merge: 6d549ed 1ba45a3
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Feb 2 11:21:59 2007 +0800
Merge branch 'modesetting' of git://proxy.ims.intel.com:9419/git/xorg/driver/xf86-video-intel into modesetting
commit 9f0acf1eb01ad8320f4da4cc5e498af25c0ecc5e
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Feb 1 15:44:18 2007 -0800
Check for rotation change in xf86RandR12CrtcSet.
xf86RandRCrtcSet was ignoring changes to only rotation, so the screen would
be left incorrectly rotated.
commit 1ba45a3fcd40aaf4d373447fb9f252ca053f9105
Author: Eric Anholt <eric@anholt.net>
Date: Thu Feb 1 13:26:38 2007 -0800
Improve register debugging output.
This includes not reporting some fields on hardware where those bits are
reserved, correcting one of the hardware error bit numbers, and reducing
the severity of the debugging output warnings.
commit 9bfeadbd5b37acb56cb646009239a94727ec52bc
Author: Eric Anholt <eric@anholt.net>
Date: Thu Feb 1 12:04:58 2007 -0800
Remove some more dead options.
commit d6bc03c379c46842676f640b8edb13ea828bf20c
Author: Eric Anholt <eric@anholt.net>
Date: Thu Feb 1 11:28:34 2007 -0800
Bug #9819: Add two headers that are apparently necessary on older X Servers.
commit 351866b0328b1d7afdc6b414c77d9ab4da4bd085
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 31 15:48:52 2007 -0800
Sync before overwriting Render acceleration state on the 965.
commit 96783a458957ca280ebb6275fa692dd415df6931
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 31 15:48:02 2007 -0800
Fix copy-and-paste-o in the render code cleanup that broke XAA.
commit 5238ff9c80718f9f8baa06123aa1bb6e3193fce6
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 31 14:01:41 2007 -0800
Naming and formatting cleanup in Render acceleration code.
commit c47210d94ed17ad9e8e489a1e1886732e6dc7220
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 31 12:50:31 2007 -0800
Move the render code to non-EXA-specific filenames.
commit 72ea0e514dcbebd009833c21f40e9bfb84074628
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 31 12:43:38 2007 -0800
Remove custom accelerated rotation code now that it's all done through Render.
commit e62751db8b1a631c22ba0f77c932be4ab39ba741
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 31 12:15:38 2007 -0800
Add an accelerated path for rotation Render operations in XAA.
The now-generic (kind of) EXA code will be cleaned up and moved to generic
files in a later commit.
commit f1285ecb72e807ac10db398fa983bf69d4154d97
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jan 31 14:58:08 2007 +0800
tune
commit 0620a7650f758652d05a0c25d159587f641aaf3e
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jan 31 11:21:11 2007 +0800
fix
commit 12441e217a1968dea3a6b0646b6c5d0e2ede0e7e
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jan 31 11:20:23 2007 +0800
add 720p@50Hz,
however 720p in this freq seems to not support src width,
hactive > 800, so skip those inputs.
commit 726c7dd89627409820ee5cf9bf657d5a926b3648
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jan 31 10:34:39 2007 +0800
TV fixes.
commit 4cd552e8f4851e029e43bf778cd8340f6c2c4881
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 30 16:34:50 2007 -0800
Fix accelerated Render transformations.
Previously, we tried to use 2 points instead of 3 to describe the source
rectangles, which mostly just worked for scaling.
commit 6a628ae12b0568d656059891c5bca4415d8a735f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 30 14:19:05 2007 -0800
Simplify EXA acceleration transform handling.
commit c8581254cb811f76aa6eae49d74489b543b3eb05
Merge: 9da1791 d329fa1
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jan 29 21:25:13 2007 -0800
Merge branch 'modesetting-rotation' into modesetting
This adds reasonably driver-independent rotation support to the common
layer. The piece required in the driver is to allocate and redirect the crtc
to a shadow frame buffer. The driver uses Render to perform the actual
rotation operation (which leaves us free to do fun projective transforms at
some point in the future :-).
commit 9da1791eeca446cd59e2e7d0803e8a7920dbbea5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 29 17:10:14 2007 -0800
Restore a few important lines from 89ace3e81fe72075b1709b073c05532f13b7f0d1
Typical results were failure to sync, and a black screen.
commit 67c6a490e63f6997f8198bc3ab180a1af097fe86
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 29 09:53:58 2007 -0800
Remove dead code to undo the damage of xf86SetModeCrtc() blank limiting.
commit 89ace3e81fe72075b1709b073c05532f13b7f0d1
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 29 09:43:35 2007 -0800
Bug #9680: Remove bogus blank length limiting in xf86SetModeCrtc().
Our modes typically come from EDID or default modes, and when the monitor
asks for a specific mode, deciding to tweak it usually results in incorrect
display. And if the user is specifying a mode by hand, tweaking it then is
still pretty rude.
Reviewed by: ajax
commit 6eb69e737864d06dc6d4fbb4cd85a027cbb7643a
Author: Dave Airlie <airlied@linux.ie>
Date: Sun Jan 28 19:40:12 2007 +1100
ch7xxx: actually power up the chip around connection detection
commit d329fa121b2401cadb991c2854e077cfa68e15e8
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Jan 27 18:36:15 2007 -0800
Fetch from root window instead of screen pixmap during rotation.
The XAA Composite wrapper doesn't check for sourcing from the root pixmap
when deciding whether to sync the hardware drawing. Fix the rotation code to
reference the root window in IncludeInferiors mode to avoid reading without
correct synchronization.
commit 20419d664c77e9a1a2de82987838b45f44774b47
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Jan 27 18:34:12 2007 -0800
Paint ARGB cursor data to ARGB cursor memory space in frame buffer.
When converting from global cursor to per-crtc cursor, the ARGB cursor data
was accidentally painted to the wrong location, overwriting some critical
data and causing the hardware to lock up. (along with generating a garbage
cursor image from uninitialized data).
commit 00decd3b6cea0de22c88b9504dbe26d680e8ab16
Author: Krzysztof Halasa <khc@pm.waw.pl>
Date: Sat Jan 27 12:29:31 2007 -0800
Don't zero out mode structure after setting name field.
Instead of using memset to zero the structure (at the wrong time, no less),
use xcalloc to gather pre-initialized memory.
commit 7a5f17087bda2833e84fa7e7ff0cb168943b89b6
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Jan 27 00:11:21 2007 -0800
Mark crtc region as damaged when rotation is set.
When shadow frame buffer is allocated for rotation, it needs to be
initialized by copying from the frame buffer. Do this by simply marking the
entire screen as damaged which will force an update.
commit 2d95cb6f041653f7e530b1f32cf007929c23ef3b
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sat Jan 27 00:04:13 2007 -0800
Make rotated pixmap size of mode, not rotated mode. Update only damage.
Rotated pixmap should match size of displayed mode, not the rotated version
of that size.
Take damaged region, rotate each box and display them instead of displaying
the whole screen after each damage update. This exposes a bug where the
screen is not correctly damaged after rotation.
commit 5c1e27cdd243dc24dd2bfdeb46d757bbef6ba6af
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 25 15:31:22 2007 -0800
Make rotated shadow buffer allocation dynamic.
For EXA, this requires version 2.1 of EXA to do rotation, as the VT switching
issues were too complicated otherwise.
commit 5a67f3d3690903a181ca854d060cfa8b4c2aca26
Merge: 3cc583e 9811059
Author: Nian Wu <nian.wu@intel.com>
Date: Thu Jan 25 13:40:50 2007 -0800
Merge branch 'crestline' of /git/xorg/driver/xf86-video-intel into crestline
commit 3cc583ec8e79ec65103308220dd6047a4a7acddf
Merge: 566e1d3 effe579
Author: Nian Wu <nian.wu@intel.com>
Date: Thu Jan 25 13:37:05 2007 -0800
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into crestline
commit 6d549ed280d3fcf3fe611b095d9f8adc0196bfb6
Merge: 75f4df2 effe579
Author: Nian Wu <nian.wu@intel.com>
Date: Thu Jan 25 13:36:33 2007 -0800
Merge branch 'modesetting' of git://proxy01.pd.intel.com:9419/git/xorg/driver/xf86-video-intel into modesetting
Conflicts:
src/i830_driver.c
commit 83cc4601b27d871484a2408f31154e9387064b9e
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 24 16:52:22 2007 +0800
Fix a possible failure to misalign video allocation in XAA.
commit e21332419581eff1d7651741bae0b640c84d0ecd
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 24 12:32:38 2007 +0800
Warning fix.
commit effe579e691b044e3ce59b41b5c0eaaac4368dda
Author: Dave Airlie <airlied@linux.ie>
Date: Sun Jan 21 20:23:13 2007 +1100
ch7xxx: fix output detection as per datasheet, have no DVI to test this.
commit c68dae2705d6e5b05dba7d40b6da112b98b926b4
Author: Dave Airlie <airlied@linux.ie>
Date: Sun Jan 21 20:22:39 2007 +1100
fix building with 7.1 server by hiding stuff inside RANDR_12_INTERFACE
commit 8eb861fb61fda78e6c142ffa66c586357aaa2e44
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 22 15:50:14 2007 +0800
Replace the custom SaveScreen function with a generic function calling DPMS.
With this, additional power saving occurs with the core screensaver, for
example by turning off LVDS backlight.
commit 7161e824e89a6a69f1277e510f2344ad31721f62
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jan 19 15:15:19 2007 +0800
Fix DRI issue when EXA enabled
tell DRI we are smashing the context state.
commit 74ebff6732b9bfcf8c865b52cbebfd9bf6b73eb2
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 14:26:21 2007 -0800
Allocate separate cursor memory per CRTC and rotate cursors appropriately.
Also, add bind/unbind of the shadow rotate buffers, which was missed in a
previous commit.
commit 8759f4d89a141f7d69f1894ec3059ba6bd1cf86b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 13:13:25 2007 -0800
Partially deal with cursor rotation.
The remaining issue is having a cursor image per CRTC so that the cursors can
be rotated on the independently rotated CRTCs.
commit b296cd9b8f63ab80e8fe46fcfcdba2e9af846468
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 13:02:26 2007 -0800
Fix transformation matrices for rotation at 90 and 270 degrees.
commit d2ae2e2ccc3a8e7dc84745c235836cba150754d8
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 11:37:14 2007 -0800
Update CRTC values first so they can be used by the driver in mode setting.
With this, the screen now gets rotated, though there are major issues.
commit 92b0f3d2013c32d94fe57fe674da1b195288f347
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 11:23:22 2007 -0800
Disable the clipping for now, since it won't work.
commit 14d265a02312e9cda7a21614d77525c7140c0ca8
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 11:21:58 2007 -0800
Store fixed values, not integers, in the transformation matrix.
Also, add a bit more error checking.
commit cc09dc3efe7279bf67512babb0f6cdaeba654772
Merge: 53e765d 3094100
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 18 10:20:36 2007 -0800
Merge branch 'modesetting' into modesetting-rotation
commit 53e765d1cf5016961c25a798a27f0fe09bd1f237
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 17 16:56:06 2007 -0800
Fix broken last-minute change in determining whether we're rotated or not.
commit f256243fff195f73bc8aa72e8dd2c6f7b33446cf
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 17 16:01:18 2007 -0800
Allocate per-crtc rotation buffers and hook up RandR 1.2 per-CRTC rotation.
It currently displays garbage.
commit d17c386aee55bd223297adf78cf0fc1db43baf2d
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 17 15:49:08 2007 -0800
Fix some segfaults: crtc->rotatedPixmap not set and dangling damage pointer.
commit 67a152c43cb7231695b99030c952c52d4edd1e65
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 17 14:35:31 2007 -0800
Set all CRTCs' allowable rotations when xf86RandR12SetRotations() is called.
commit 98110591001dfaf2b8b5ac440bea0c38456da718
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Jan 17 10:45:59 2007 +0800
enable all TV modes
commit 3094100cdd04560af1b098bbe8024ae5270a10f4
Author: Gary Wong <gtw@gnu.org>
Date: Tue Jan 16 13:25:24 2007 -0800
Bug #9550: Add a quirk for too-high clock from EDID on the EN-7100e.
commit 66c6427cc83e5e381932b0c10743cba4cb9ac883
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 16 12:54:29 2007 -0800
Add a settable backlight property for LVDS.
This extends the output funcs to have a callback for when it's time to
configure properties, and another for when the server has changed a property
whose value isn't pending a mode set. (Pending properties are to be picked up
by the driver at mode_set time).
commit a52df90ffcb19e7c0a3b8018db3cd1391a3ec343
Merge: 37946c9 45696aa
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Jan 16 12:20:26 2007 +1100
Merge branch 'modesetting' into modesetting-rotation
Conflicts:
src/i830_driver.c
src/i830_randr.c
Just a few sync changes.
commit 37946c9c8a4afa4a4fc1fe9864a8eec1c4571d2c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Jan 16 12:14:55 2007 +1100
Interim work on rotation support with new xf86 code.
Yes, there are lots of bits tied together here, and we should split this
patch apart.
Move I830 mode setting to xf86 mode setting.
Make mode setting function also set the base address. This should fix
problems where the base gets set incorrectly at times.
Add driver-independent rotation support, requires driver-specific hooks for
shadow pixmap allocation, otherwise it uses Render for painting.
commit 9a5106401a65c90df32cb71987fca7126dc22e81
Author: Emilio Scalise <emisca.ml@gmail.com>
Date: Mon Jan 15 17:22:27 2007 +0000
patch to control mergedfb options, bug #9664
commit bfeda3bfc59d309772398f688d29452ba97f3973
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jan 15 08:05:32 2007 +1100
Convert I830PipeSetMode to xf86CrtcSetMode. Add rotation structures.
Makes the mode setting logic device independent.
Magic rename hooks allow multiple drivers to provide the
generic code without name conflicts.
Rotation code requires special pixmap creation hook, and uses
Render to perform the actual rotation.
commit 319be199ba657d2b82ba034edf3581aea6dcc3f0
Author: root <root@jetpack.demon.co.uk>
Date: Sat Jan 13 21:34:00 2007 +0000
Tweak to bug #9639
commit 85de57947570de6b3dc9197647be3e9237480880
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sat Jan 13 19:18:24 2007 +0000
Fix bug #9639, i810 XvMC needs linking against libdrm.
commit 45696aa29124e2852f94880642e70bb2e0cee827
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 4 12:34:47 2007 -0800
EXA: Use PRIM3D_RECTLIST instead of TRIFAN so we don't get diagonal tearing.
A side effect is the reduction in vertex dispatch, which is nice.
commit 6874a6f25ac87783d3770f77b9192e2d36d083a3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 11 12:34:38 2007 -0800
Restore legacy overlay size limits, due to card hangs at larger sizes.
commit c288aea40775a9cf561fda9912187c3cb5baa419
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 11 10:39:00 2007 -0800
Bug #8845: Unify all our XV ports to 1920x1088 maximum size.
This increases the "legacy" size, but that was checked against the 845
documentation which claims support for 2048x2048 as well. It decreases the
textured video size, which was running into the limits of the bigrequests
extension. The new limits should fit within bigrequests while still supporting
HD videos.
commit f5d528f8ea27de31054e7f1843e34d8379f811ea
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 11 10:36:33 2007 -0800
Don't limit cachelines to a vertical of 2048, and increase default allocation.
The cachelines are used for two things: XAA pixmap cache and XV memory.
Only XAA pixmap cache is referred to using an offset pointing at the
beginning of the front buffer in rendering, and XAA only uses the 2d BLT
engine, which actually has a vertical limit of 65536. So, pixmap cache is now
limited to that much vertical.
Additionally, the previous cachelines allocation was too small for our
advertised XV limits, so video at the limits would fail with BadAlloc. Now,
XAA allocates the same approximate amount of offscreen memory as EXA:
3 times the screen size, plus one packed HD video.
commit d13bc016c0723f1df633ddaf5610ad73003b7c96
Author: Eric Anholt <eric@anholt.net>
Date: Wed Jan 10 15:06:56 2007 -0800
Correct x/y/pitch limitations in several cases, and detail them in i830_exa.c.
This reduces max framebuffer width and increases max framebuffer height on
965, reduces max X/Y on pre-965 EXA (could have caused mis-rendering), and
increases max X/Y on 965 EXA (would have prevented acceleration).
commit fa383289ac8a6dd1cb359e6f1991cc42beb6ff02
Author: Eric Anholt <eric@anholt.net>
Date: Thu Jan 4 14:12:45 2007 -0800
EXA: Wait for sync before we set up new state in our static state buffers.
commit 5857b4a1693085b8b42dd9560a7c4f5c3c82f862
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Jan 10 15:09:47 2007 +0800
Formalize sync interface
We should just call i830MarkSync/i830WaitSync in places we need,
which care for both XAA and EXA.
commit efb75f56053ee06f1dbd4edfaea9986b27162afb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jan 9 14:05:43 2007 +0000
Bump to 1.7.4
commit 33c0fac6d63d9a509a24c7a5e5a46a0d6ee4dc5d
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jan 9 14:02:47 2007 +0000
Fix bug #8536, i915 BIOS fails when restarting Xserver.
commit ee52c0ec4e95fa6e5f35c9cd75005a0c0003fd97
Author: Eric Anholt <eric@anholt.net>
Date: Mon Jan 8 16:53:07 2007 -0800
Correct typo resulting in a crash with ivch. = != ==.
commit 566e1d397744d0b477de4da6a206919906176f49
Merge: b13d638 da6a00f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jan 8 12:37:49 2007 -0800
Merge branch 'modesetting' into crestline
commit da6a00f787e4d13e6b75768c1976f1c44ae5bf72
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jan 8 12:36:54 2007 -0800
Move EXA function declarations from source to header.
Several new global functions were not put into the header file leading to
potential mismatches between declaration and definition.
commit 66546d8a8006e1c828e18ccab850214fd8d56b63
Merge: 0fd2752 40af0ee
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jan 8 10:14:24 2007 -0800
Merge branch 'modesetting-origin' into modesetting
commit b13d6386dfb3a00bd9d21ac0695cdce9f812d1f3
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Jan 7 22:56:37 2007 -0800
Back out rotation changes for RandR 1.2 which won't work.
RandR 1.2 requires a new rotation structure for per-CRTC rotation.
commit 7473e7d5297f94164e0f35822166713fb21a11bd
Merge: cdde9e7 a87801f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Jan 7 22:50:27 2007 -0800
Merge branch 'crestline-otc' into crestline
commit cdde9e7f4a0645ab1ee3e124de54433c1a250097
Merge: 3110630 0fd2752
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Jan 7 22:50:12 2007 -0800
Merge branch 'modesetting' into crestline
commit 0fd2752f199928f846fe03c9087f7b6d48cc28d9
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 14:35:55 2007 +0800
minor fix on last exa mem binding commit
commit 3110630e04f37e184609c91494fa7f9f4d59b93f
Merge: be9b635 736d82a
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Jan 7 22:44:36 2007 -0800
Merge branch 'modesetting' into crestline
Conflicts:
src/i830_rotate.c
Pull in upstream changes to crestline branch leaving only
the PCI-IDs as local changes.
commit 40af0ee6ba4ab7596fbc7fcc3ad04d109746ca6f
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sat Jan 6 18:19:34 2007 -0800
Numerous symbol scope issues.
I830EntityIndex is shared between 810 and newer driver.
Move most EXA rendering state into I830 structure.
Declare shared variables in shared header files rather than .c.
commit 736d82a6b43f174cb95b425faacd4b0b889916fa
Merge: 53b42f5 4c790f6
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Dec 4 15:48:04 2006 +0800
Merge branch 'modesetting-origin' into modesetting
commit 53b42f5bc7a58d02106436486e5bb56e56dbbfa1
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Sat Jan 6 14:59:14 2007 -0800
support NTSC 480i M-J, PAL 576i for 640x480-1280x1024 sizes
I still have problem with non-interlace mode and Hi Res mode.
also I don't know how to pickup those mode in xorg.conf
commit 71946bcdc3c68c220996afac944698eea1974a36
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Jan 3 22:37:32 2007 -0800
[PATCH] Add rotation support for 965.
commit 35cebed70827999812f8343ac97ad0dffda20786
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 16 15:12:43 2006 -0800
[PATCH] Replace broken PCI resource size detection with pciGetBaseSize() call.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 33e912aca08fa11ef588eb386e16ba5f9ea13727
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 11:25:31 2007 +0800
[PATCH] Fix EXA mem binding
We should check if EXA is really enabled.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit fa54a3c08301e59558ab0493b3d22324f4162496
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Dec 6 13:24:44 2006 +0800
[PATCH] fix Makefile.am
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 2f2c443e971faa54ffcf751b6acb444e8e7875ce
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Dec 6 10:43:29 2006 +0800
[PATCH] Formats fixes
We should use card_fmt for src/mask picture, and use dest color
buffer format helper. Also fix wrong name for G965 texture formats,
and pict_x1r5g5b5 isn't supported by sampler engine.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 0bf04fe78a8a915310ef8a90f5c7872be7476e2e
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Dec 4 15:48:04 2006 +0800
[PATCH] set correct default border color
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 5c461063cde68092e778c44ac6abd9129cd8019e
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Dec 4 15:47:31 2006 +0800
[PATCH] fix typo in ps kernel
fix corrupt in some subspans
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 89a42d489bd370b89e5ff4e01f026b4d64723cd8
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 17:16:46 2006 +0800
[PATCH] shut up warning
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 01bfa4fa6fc0ceec8581676e5d72c68dd71efa96
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 17:14:55 2006 +0800
[PATCH] fix alpha blending state
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 79018bb47c43510d59c592592f06204189bd12dc
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 17:05:32 2006 +0800
[PATCH] Add in sf/wm program for mask picture without CA
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit a5b9b438469f171b002fa0b99d8cab83e51ec968
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:52:44 2006 +0800
[PATCH] misc cleanup for G965 vs/sf/wm states
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit b7c1e1656f45e43ea2f9a47f1a487050c0884c22
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:40:15 2006 +0800
[PATCH] WM kernel needs scratch space
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit db9cfaa35adaf79ea57bc06b27c7e37935d3e1a7
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:37:06 2006 +0800
[PATCH] Setup default border color for our samplers
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 70276e4e9a8a5026ec436d2be5bf5eab868aa178
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:30:53 2006 +0800
[PATCH] fix vertex buffer size
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit e8a4cbdeff4125e28d807d0a563efc0606d21a75
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:24:24 2006 +0800
[PATCH] clean up issue cmd to ring buffer
Make it easy to track different part of ring state, and
use rectlist primitive instead.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 42534474fd2556e5987205626cca8f30e25855a8
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:04:16 2006 +0800
[PATCH] remove wrong scale_units
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 05e8a7989db1b8b9dfa7b688629af65d9910cc53
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:02:16 2006 +0800
[PATCH] Rename exa sf/wm program files
Also fix some minors in wm program.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 1329c86f2a4b3664920ded970a984a745a530da4
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 15:47:19 2006 +0800
[PATCH] EXA state mem for G965
Not split offscreen mem for exa, but alloc a dedicated one
for G965 states.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 4c790f614ecba1f6468e51779cfaf0e36b6b17ad
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Sat Jan 6 08:21:36 2007 -0800
More sparse cleanups:
NULL vs. 0
make some variables static
remove redundant variables
There are only a few sparse warnings left now: some bitfield warnings
and a few 'mixing code and declarations' warnings from the ring macros.
commit a87801f73a73e53524237be7835b8cd8b3eb282c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 14:47:48 2007 +0800
Fix TV load detect
Actually load TV, otherwise we don't have expected
reg state to probe.
commit 9cf759a2cb2580c4ac5f8cdc983389642f3cfce0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 14:35:55 2007 +0800
minor fix on last exa mem binding commit
commit f9c3ef40100acb85fca6e49c5c0e98f5c9ac97ca
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Oct 10 15:50:10 2006 +0800
[PATCH] Mark current ps kernel is experimential with little test.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit ef2f25e5c6ce04c202698c5122bc8627130073c0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Oct 10 14:11:35 2006 +0800
[PATCH] Use sf_prog.h instead
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit ca608028c5301700444d39a1c631cc0d5648e1a2
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 13:55:52 2006 +0800
[PATCH] Fix picture's transform checking
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 848368d5d0b90e03d3ec447cb5bd39fc87aea8df
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 11:15:33 2006 +0800
[PATCH] Fallback in mask picture for now
Do it later after finish wm kernel program.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit df23624eebe938fa444c80cbedcd61919ec1aeda
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 11:09:52 2006 +0800
[PATCH] Fix compile, add wm header file.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit fc944859b1b9605c748162bad1c93a6303c84aae
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 10:36:00 2006 +0800
[PATCH] Add simplest wm kernel program for no mask picture composite
This is a try to use new gen4asm language, and will finish
composite program for mask picture with or without CA case later.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit acdc2da77b445e9347a4c6e53e35c81763cbb0b8
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Sep 27 16:48:43 2006 +0800
[PATCH] Add mask sampler state
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit 926d7fb09aaaabf050949ce7c6127c68441c8801
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Sep 27 13:54:14 2006 +0800
[PATCH] change some src sampler states
sampler for mask should also be set up, and fix
default border texel.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit ed73bbaf5c2e9d555c884037a249cf03e7f60fa0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Sep 25 14:35:51 2006 +0800
[PATCH] Add file for i965 exa composite
This does not include ps program, which will be added
in g4a form.
Signed-off-by: Keith Packard <keithp@neko.keithp.com>
commit be9b635b82c0c77ccc0555f178f94de6e5338e27
Merge: 9e48808 5a793b0
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Jan 3 22:15:53 2007 -0800
Merge branch 'modesetting' into crestline
commit 5a793b0dcf2d5de408b55073858fcfba6d99f994
Merge: f188525 394124c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Jan 3 21:54:05 2007 -0800
Merge branch 'modesetting-origin' into modesetting
commit f188525030a8fac59e41520449b1aec9b123e4ea
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Jan 3 21:53:07 2007 -0800
Add interlace defines for pipeconf regs
commit 9e48808fccf5b153c2fb4027f9a09944574fdace
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 11:25:31 2007 +0800
Fix EXA mem binding
We should check if EXA is really enabled.
commit ebd636dbd62cb69ed7defbd86f297c6bc7dac5dd
Merge: 75f0033 3d9ea6f
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 10:13:55 2007 +0800
Merge branch 'modesetting' into crestline
Conflicts:
src/i830.h
src/i830_randr.c
commit 3d9ea6f3c8a274f930d286fc15d3665dfaa8327a
Merge: 75f4df2 394124c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jan 4 10:12:50 2007 +0800
Merge branch 'modesetting' of git+ssh://zhen@git.freedesktop.org/git/xorg/driver/xf86-video-intel into modesetting
Conflicts:
src/i830_driver.c
commit 394124ceaadb46d976ad5c3bdeb1b77d351c57f6
Author: Eric Anholt <eric@anholt.net>
Date: Tue Jan 2 16:57:33 2007 -0800
Add per-CRTC gamma control support for RandR.
This makes the CRTCs now always run in gamma-enabled mode, rather than having
flaky logic for switching modes. Also, it should clear up issues with the LUTs
being uninitialized when outputs are first brought up.
commit 69f250af60220a875f4a04c6d682bffa352281e4
Merge: 232e209 d960dea
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Jan 3 00:39:15 2007 -0800
Merge branch 'modesetting-origin' into modesetting
commit 232e2094321dbcdd6a67ef230eb50494a1c7d6df
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Jan 3 00:38:34 2007 -0800
Allow initial position to be set in config file. Increase 965 max size.
Add relative and absolute position configuration code, using per-output
monitor sections. Options include:
PreferredMode selects a preferred mode for this output by name
Position absolute position, x and y in a single string.
Below relative positions; argument names other monitor.
RightOf
Above
LeftOf
Enable force the monitor to be disabled by setting
Disable enable to no or disable to yes.
MinClock Set valid clock ranges
MaxClock
Monitor sections can also include sync ranges, physical size and mode lines
as documented in xorg.conf(5).
Monitors are associated with outputs through options in the Device section:
Option "monitor-VGA" "My VGA Monitor"
Output named 'VGA' will use monitor section "My VGA Monitor".
commit 58e797b2caa6effa5455fc1f13dc4c58d0658744
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Jan 3 00:04:58 2007 -0800
Sync dspbase/dspsurf registers by re-reading them.
This seems to eliminate base/surf value confusion during EnterVT.
commit d960deab39eef91fb82b9f23118323aeb4c9c63e
Author: Jesse Barnes <jbarnes@nietzche.virtuousgeek.org>
Date: Tue Jan 2 20:23:37 2007 -0800
Various sparse cleanups:
NULL vs. 0
remove redundant pScrn in I830DRISwapContext
make I830DRISwapContext static
commit 5057769d3a7c1b3a94f49bbff47b9697f368d975
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Jan 2 19:25:08 2007 -0800
Use correct variable to initialize DVO I2C bus.
intel_output->pI2CBus isn't initialized until the output is all happy and
running, so using it before that is rather unlikely to do much good.
commit 2bb9bb951e664d704bdf7a808edbe8b2f50c4366
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Jan 2 14:04:10 2007 -0800
Typo disabled new DRI MM on all chips.
Detection for new DRI MM wasn't converted to #define correctly because of a
typo.
commit 5080307230d534b84090bfefc13ac437d53f915d
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Tue Jan 2 00:16:41 2007 -0800
Fix driver to build on RandR 1.2 systems again.
Changes to move initial config code to RandR 1.1/1.2 common path broke
code required only for RandR 1.2.
commit 237847007afb5a429a50b6aa0b1acc239326571b
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Tue Jan 2 00:09:35 2007 -0800
Make driver build and run on Xorg 7.1. Delay DSP*BASE setting until last.
Autodetect libdrm version, disable new memory manager on older libraries.
Move new M_T_ defines from i830.h to i830_xf86Crtc.h. Add many system
headers to define functions. Use i830PipeSetBase at end of mode setting
code to set DSP*BASE and flush changes. Don't duplicate PipeSetBase call
from screen init function. Make initial RandR configuration code usable on
older versions of extension so the server doesn't start in a panning mode.
Use xfree instead of free in i830_tv.c.
commit 25d5a892319b02dc6eb81390dea29cd88a1e7da4
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sun Dec 31 15:39:20 2006 -0800
Elide identical modes from reported list.
Where two modes would produce precisely the same crtc settings and have the
same name, remove the latter mode from the mode list.
commit feeefc92e450e9de58da51147325300ffabd2059
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Dec 31 14:22:53 2006 -0800
Replace author-specific license with generic license.
This file retained the old MIT license with the embedded author name.
Replace that with the version that uses generic 'copyright holders' instead.
commit 5e456251f0d6c8bef3241267f6c1b3bca4670c0d
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Dec 31 14:21:12 2006 -0800
Replace author-specific license with generic license.
This file retained the old MIT license with the embedded author name.
Replace that with the version that uses generic 'copyright holders' instead.
commit 75f0033ec41a34bbe695cfd4a9bc9aa60e919c99
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Sun Dec 31 15:16:59 2006 +0800
Issue current virtual size to mode valid.
Revert change in rotation patch.
commit 2330b341c925e60bc2c991b4ca8450badbc459a4
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Dec 30 22:47:58 2006 -0800
Prune default modes to EDID clock limit.
Pick out the EDID max clock value and use that to elide default modes which
are too fast.
commit c70e7bc701cba3092acfdd66ed4d63487ac8ff9f
Merge: 8b6c456 4ed79a2
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Dec 30 21:58:36 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 8b6c456e16c81f719bb68178e3e4d26f4108a9c2
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Dec 30 21:57:42 2006 -0800
Detect in ProbeModes. Let get_modes set edid. Prune interlace/dblscan.
Move output connection status detection from RandR code up to ProbeModes so
it is done before mode sets are built. Otherwise, the mode building code
will elide all modes the first time through as it ignores outputs that are
disconnected.
Most get_modes functions fetch EDID data; make sure that any
EDID changes are used in the ProbeModes filtering of default modes.
Otherwise, stale EDID data will be used.
Allow outputs to advertise support for interlaced and double scan modes;
prune such modes from the default mode list when outputs do not support them.
commit 4ed79a2ba6250354ffc24fa1f7a21ca914ad157e
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 29 12:19:41 2006 -0800
Relax tiling requirements on G965.
For the 965, we can tile with the pitch at any integer multiple of a tile size
(128 or 512B), up to 128KB.
commit b8692e646227e56c9ae4f72b9aaa75457b4c0f5f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 22:23:16 2006 -0800
Lack of configured monitor implies no configured modes.
Missing check for missing monitor configuration would result in segfault.
commit 973da654219ea43916b0b44acfa09a415bed3d7a
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 22:22:22 2006 -0800
Sync ranges from EDID/default should not limit configured modelines.
Limit the effect of sync ranges so that sync ranges found via EDID will not
eliminate modes explicitly added by the user. Limit default sync range to
eliminating only default modes, not configured or EDID modes.
commit f7b1d4c1f7d17a811e17c6a17861ff70be9fbdd7
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 22:18:57 2006 -0800
Belinea 10 15 55 monitor quirk - override preferred mode with largest @60Hz
Belinea 10 15 55 model monitor reports a preferred mode of 640x350, when in
fact it wants a 1024x768 mode @ 60Hz. Add an edid quirk that selects the
largest size mode, preferring those closer to 60hz among equal sized modes.
commit fbd3f588f0d412c20cc3f86dfad73700734a9a76
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Dec 29 10:47:52 2006 +0800
rotation support for randr-1.2
This patch trys to resolve rotation regression with randr-1.2.
Tested with Crestline VGA output. See bug 83.
commit a1796bfb51d90fd545973909404e1a77ad27c9cc
Merge: 84915ac fabfccd
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Dec 29 10:10:26 2006 +0800
Merge branch 'crestline' of git+ssh://zhen@otc-graphics.jf.intel.com/git/xorg/driver/xf86-video-intel into crestline
commit bedab1654e2dfcf7800bd0101e6991800a544019
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 28 16:34:40 2006 -0800
Remove 8MB/32MB default VideoRam limits.
With modern monitors and increased XV and EXA memory requirements, these small
limits were resulting in DRI and other initialization failures because we
wouldn't allow them enough memory. Instead, allow each piece of the system
(DRI, EXA, XAA, etc) to request as much memory as it wants, and choose the
actual videoRam to be used for laying out the memory afterwards.
With this change, in the absence of a VideoRam option, 32MB will be allocated
for textures.
commit 4cc5dcf6d7423239f0181f246638366edcb8be87
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 16:43:39 2006 -0800
Oops, dont use symlinks for stolen xf86 header files
commit 86da0d05e4e338e7f4c841577002eb1ba9f6b2ac
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 16:40:54 2006 -0800
Add stolen xf86 header files to driver source
commit 2b0a997e5b4b51267fa4f6725f8a965093392434
Merge: bb238a8 9cfbf1c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 16:34:38 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit bb238a8fc234a8e5e86cd2f42c58c9816a15732c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 28 16:27:22 2006 -0800
Configuration support: per-output mode lines, preferred mode.
Add the modelines specified in the per-output monitor and all of the default
modes to the list to each output. Prune the resulting list to specified sync
limits and virtual sizes. Sort the resulting mode list on
preferred/size/refresh.
commit 9cfbf1ceda8f153438df1ba4b1712c55cc872017
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 28 12:59:23 2006 -0800
In EXA mode, force backing pixmaps into memory when doing XV to them.
commit e889bde13dcc2438181a03319e204ae7b9235a78
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 28 12:49:24 2006 -0800
Draw textured video to the backing pixmap in the composited case.
Currently, when the backing pixmap is not in framebuffer, we just BadAlloc
rather than drawing garbage to the front buffer. This can be fixed with EXA.
commit c7083a6f30fdf1859f60beba4c352bd790af4773
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 28 11:53:33 2006 -0800
Add WIP CH7017 LVDS driver. This is disconnected because it's untested.
commit 778db49616b233f5a2f4f007ceb62a1a878a6e25
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 28 11:36:15 2006 -0800
Add WIP IVCH (i82807aa) driver.
It is not currently hooked up as it hasn't been tested. The hardware that this
was written for decided to stop working.
commit 5806f670eb3a5171ffb0b75701640d5311b34c80
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 21 16:22:14 2006 -0800
Reformat the DVO drivers table to be a bit more normal style.
commit b928cef9cd5b3f88dc0880f406300d246a59e0fe
Author: Eric Anholt <eric@anholt.net>
Date: Thu Dec 21 16:21:28 2006 -0800
Move dvo driver detection into i830_dvo_init(), and use GPIOB for LVDS drivers.
The documentation states that GPIOB is (generally) used for devices on DVOA
on the motherboard, which appears to be the case on the laptop we have with
LVDS on the motherboard.
This patch is probably not entirely accurate, as there was apparently an LVDS
DVO card sold that could be put in desktop machines, which would likely be on
GPIOE like other ADD cards. Given that we couldn't find one of these cards for
purchase, I'm not worrying about it.
commit fabfccd3d8a55a83138d361f66c53cb7e6d371a8
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Dec 28 14:48:54 2006 +0800
Fix
commit ddefce4f02eb3272ad37e890350f73f03eff73c9
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Dec 28 14:45:53 2006 +0800
support NTSC 480i M-J 1280x1024 1024x768 800x600 640x480
PAL 576i 1280x1024 1024x768 800x600 640x480
I still have problem with non-interlace mode and Hi Res mode.
also I don't know how to pickup those mode in xorg.conf
commit c87462ded20904dbc6c6cbdb9547523b75fe5471
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 19:14:14 2006 -0800
Remove the nasty #define away of ErrorF in i830_video.c.
Every new person touching this file hits this trap, so it's now removed.
commit 6dc3387219b2b31e0c7dbaa88b568fbd54d72878
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 18:58:40 2006 -0800
Fix operator precedence issue that stuck 965 t-v state into the front buffer.
commit 210f30bd75529d0064bc46af15464a2a47f9d4c6
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 18:57:50 2006 -0800
debugging for location of various 965 textured-video state.
commit 82738e60769a4798d7425ffc67882d1f74043b76
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 18:35:35 2006 -0800
Fix discrepancy between XAA/EXA linear allocations that broke EXA XV.
The XAA allocator returned an offset from the beginning of the frontbuffer
allocation (where the linear allocations come from), while EXA returned one
from the start of framebuffer. Now, both of them use the start of framebuffer
as the reference.
commit 8165e043670f6a7fee5e7e8f33644adda5757591
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 18:17:37 2006 -0800
Bump the size of the extra space for 965 so it actually fits.
commit f830c55e5f4efc97451240f8f18b49f46e8bce0f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 18:14:59 2006 -0800
Make the assert() in i965_video.c actually work and expose an error.
commit a75b416c91085df1db4027a25eafcd04fef1e57c
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 17:58:57 2006 -0800
Replace XAA mark/waitsyncs with the XAA/EXA wrappers.
commit 150010d2f20f4a57f8507eba8762e36966b0f426
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 17:57:34 2006 -0800
reformat i965_video.c to 4-space indents, 80 columns, no trailing whitespace.
commit 05066632b068ae91d7be77e3a199ea0d337d975b
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 17:41:45 2006 -0800
Move 965 textured-video out to a separate file.
commit 46df75ccd4647ea033583130253a2a2218b34a20
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 27 13:45:06 2006 -0800
Bug #7524: Major improvements to EXA/XAA static memory allocation.
With this, we no longer allocate XV through the XF86 linear allocator in the
EXA case. We also no longer allocate extra space for the XF86 2D allocator
that we don't use in EXA mode, or space for the EXA allocator in XAA mode.
The EXA offscreen allocator now gets enough space for several screenfuls of
pixmaps plus one 1920x1088 movie.
A large duplicated section of code for allocating each framebuffer in the old
dual-screen mode was also factored out.
commit 84915ac8afeb4bbc03df8f94ab3ba351788d6501
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 23:42:53 2006 -0800
If DDC detailed modes are missing physical size, pull from features.
Monitors without detailed modes, or those which do not bother to set a
physical size in their detailed modes may still have physical size in the
global data.
commit 1e9105395a7900521206b28bae4bb4f85669a0cd
Merge: df9ecf8 c237e93
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 23:34:30 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit df9ecf8ab93f0aeffde11d438513d41220ba75cb
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 23:32:35 2006 -0800
Change belinea edid quirk to cover the 10 20 30W model as well.
This larger model reported different (but still incorrect)
sync polarities, so instead of flipping them, just set them to the right
value.
commit c237e930615f1b048895efe988d28503f5d67c37
Author: Keith Packard <keithp@ukulele.keithp.com>
Date: Thu Dec 21 23:30:37 2006 -0800
Use Vesa DDC timeouts for all I2C busses.
The default I2C timeouts are very short, and while most
modern monitors have no trouble responding at that rate,
some older ones cannot manage.
commit d8c5dba4d797fc50d7b2b5855f34e2d2e2ad3e4f
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 21:20:43 2006 -0800
When cleaning duplicate modes, make sure ->Last is reset correctly.
When removing the very last mode for a monitor, move the ->Last pointer to
the previous list element.
commit fab9a6b6210daea423b609208ef57fa26571f5d3
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 21:19:32 2006 -0800
Add EDID quirk support for broken EDID data.
For EDID with known errors, add a quirk mechanism to automatically
compensate. The first quirk is for a Belinea 1440x900 monitor which
incorrectly specifies sync polarities in the detailed mode.
commit d9b27667e6cc6c7e171b0f513d40be7658cf4574
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 21:17:03 2006 -0800
PLL computations missed one possible 'm2' value.
m2 was ranging from min <= m2 < max instead of <= max resulting in
inaccurate PLL frequencies for some modes.
commit c5205595f2abacc9f736e1f53666302ec551cbc4
Merge: b8f3ec7 4c0c1aa
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 21 02:51:33 2006 -0800
Merge branch 'modesetting' into crestline
commit 4c0c1aa882cfec77b2183baec93cbc4cfaf4abe0
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 02:33:39 2006 -0800
Computed corred color conversion values.
Extract correct color conversion values for all video formats from
documentation. Use those, with appropriate conversions, for the color
conversion register values.
commit 98fd44d681220aa31200e4262f1a7ec952a09530
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Dec 21 01:24:24 2006 -0800
TV subcarrier was computed from wrong clock value.
The constants provided in the documentation for the subcarrier DDA values
assumed the clock was programmed to precisely 108MHz, but the PLL can't hit
that value exactly (or our PLL computation can't, in any case). The
result was an incorrect subcarrier frequency which resulted in synthetic
subcarrier phase shift and a lovely rainbow effect on the screen.
Unfortunately, the documentation didn't exactly describe the function
performed by the subcarrier clock hardware, so a bit of detective work was
needed. New constants were computed using the code in tv.5c and those, along
with lots of other values from the documentation were inserted into the
necessary tables.
The result appears to generate stable NTSC video on the svideo connector.
commit b8f3ec77104882fc755ddc88f2583cd5d15387a4
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Thu Dec 21 10:46:17 2006 +0800
This fix should be better, I830SetMode will call i830_sdvo_dump,
if the sdvo is not initialized, X will crash. So any application which
SetMode will crash X if there is no SDVO output.
commit b83cbec34a8d1ff39bd303fcd27fc03dcdb1d6c3
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Wed Dec 20 17:32:05 2006 +0800
fix null pointer reference,
I hit this when running doom3-demo
commit 4ba72fc408e7fab7c384aff5e73f0cfb8fd86cf3
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 19 22:39:57 2006 -0800
Reinitialize DGA mode list whenever we update the global list.
DGA has a copy of the current mode list (yes, this is broken).
Regenerate it whenever the ddx mode list changes.
commit 07d3f141712e2abf704cb68a59cd5d5c3390e2ca
Merge: 0cd1a11 c28075e
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Dec 19 22:01:02 2006 -0800
Merge branch 'modesetting' into crestline
commit c28075e1d70c98b39fc9829a6a01da171a9b9426
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 19 21:53:10 2006 -0800
TV output I830OutputPrivate had wrong type (crashed in SetMode).
TV output private type field was set to I830_OUTPUT_SDVO instead of
I830_OUTPUT_TVOUT. When DGA mode setting occurred, the sdvo output debug
code would be invoked and attempt to dereference sdvo-specific bits of the
private structure leading to a segfault.
commit 2ef4c5e8f6444aad192304e5a2f7a0c77bfb917d
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 19 16:45:39 2006 -0800
Re-initialize physical screen size only if -dpi was passed.
Physical screen size from the config file or DDC will already
be set correctly in the screen structure, unless it was computed from the
virtual size using the -dpi command line option. Recompute physical size as
we reset the screen size if the -dpi option was used.
commit b00951a5c87ca8c596ee9cc73d96d598eec60751
Merge: 05cd921 c0a0ddc
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 19 16:22:04 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 05cd921140fae2746c3421715d7f18248a66735a
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 19 16:21:46 2006 -0800
Align textured video dither matrix to window
commit c0a0ddc0ce69b60ac3a58d45cb32ccd0e0bfb0c9
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 19 16:06:13 2006 -0800
Bug #9382: Save the CRTC's desired mode in the old RandR 1.0 mode set path.
commit 3c86fdda1d09fd22d4c15a8e412611db4cea7dcf
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 19 15:53:07 2006 -0800
Turn on dithering for 915 textured video
commit 293ad158ece941eeb9894f5af4d663464b9954e5
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 19 14:35:51 2006 -0800
Remove 8k framebuffer stride restriction on 965.
Also, clean up the message if the limitation is hit.
commit ff1223142aedcf888665de6e4d7d5d03a55b2688
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 19 12:49:55 2006 -0800
Only erase curMode in i830DisableUnusedFunctions when the CRTC is disabled.
This bug resulted in broken xinerama, among other issues.
commit 3b5703c7fa08e63f2a31be7496ded9c70015946d
Author: Daniel Stone <daniel@fooishbar.org>
Date: Tue Dec 19 09:49:49 2006 -0800
Respect the srcdir.
commit d89e211b12ff715d7475421af69157b102accaca
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 15 14:39:14 2006 -0800
Disable configure-disabled outputs before mode setting.
We're not supposed to turn off pipes/planes/dplls with outputs attached, which
we could have done before this.
commit 3fc9feec7b29e0b908e3b90e0f6634117d66ba6d
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 15 14:38:23 2006 -0800
Simplify i830DisableUnusedFunctions() by using the CRTC dpms routines.
commit 7b8056e3e347b15b37be0116315d7d3a23aef99f
Author: Keith Packard <keithp@ukulele.keithp.com>
Date: Tue Dec 19 01:32:54 2006 -0800
Writing 1 to I2C line means to tristate the bus so others can manipulate it.
We were forcing bus lines to 1 which was breaking DDC for some monitors.
Instead, make the PutBits function just tristate when writing 1 bits.
commit 0cd1a11d4493ef4a2d05ccf8aadec743504dba5f
Author: Zou Nan hai <nanhai.zou@intel.com>
Date: Tue Dec 19 14:03:19 2006 +0800
fix for bug #108
commit eedef7adc53dd8337d27c02551c5778fb43bae05
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 15:57:44 2006 -0800
Add a detect() function for DVO chips, and implement it on sil164.
commit 8983845f91cacf8110c70121e0f5f293fe443e6d
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 15:57:08 2006 -0800
Fix crash in xf86SetScrnInfoModes when pScrn->modes ends up empty.
commit fa4642048b183134544fc5ee47558446d27f6194
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 15:32:35 2006 -0800
Clean up i2c_vid interface, including de-StudlyCapsing and removing dead code.
The old Init() function is removed and the previous Detect() function is now
init(). This leaves us room in the namespace for a detect() like other
outputs have ("is the monitor connected?"). Also, Power() became dpms(),
taking a DPMSMode*. In general, the mode setting path now matches the intel
internal path, except for the lack of mode_fixup().
commit dcb069a1da6b3300b0772843dd9b67efdf319637
Author: Dave Airlie <airlied@linux.ie>
Date: Tue Dec 19 10:29:56 2006 +1100
ch7xxx: add lookup table for name
Don't load if we don't match name
commit 0305298405bd7018e5c520bdd5ea46a75be09f37
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 14:49:01 2006 -0800
Limit modes to 165Mhz on CH7009, according to spec.
commit 23114fbccad849249b4b7200e3d085a9ac0e2e99
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 14:47:44 2006 -0800
Align the driver to the CH7009[AB] spec.
With this, the driver works at 640x480 and 1280x1024 on my panel.
commit 633d718f6fb019844304228a81c84a8605da004f
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 13:59:17 2006 -0800
Clean up a bunch of log noise from ch7xxx startup.
commit 3167bc6b24bd74c50ca4c4d361b14aa24d77cfa3
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 13:45:55 2006 -0800
Fix DVO mode valid function to not throw out all modes.
commit 4ca92da5b93b07f0bff51843f8fb5d04a2a29443
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 13:45:34 2006 -0800
Add save/restore to ch7xxx to avoid segfaults on server start.
commit 31849edb3b503ade659981dfa36babf5ad8757c5
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 13:32:21 2006 -0800
Move the ch7xxx code to the style I've been settling on for output code.
commit 1975fa5b010100196af201e40f43b30a149b7750
Author: Eamon Walsh <ewalsh@tycho.nsa.gov>
Date: Mon Dec 18 14:08:55 2006 -0500
Revert "Convert callers of LookupWindow() to dixLookupWindow()."
This reverts commit 08575331ac75783c9910cfb6e78db701a29983ac.
commit 2d0ca2202cb0d780bb4387bbe04e5caa6512e3b1
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 18 10:37:33 2006 -0800
Bug #8786: Treat pictures with no color data as non-component alpha.
This is an un(der?)-documented part of the render protocol: If the mask is
alpha only, then the component alpha flag is ignored on it.
commit 65cd18b97bc533b24031d6eb882fd3074779ceba
Merge: bf43f8c 6823ca8
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Dec 17 17:32:24 2006 -0800
Merge branch 'modesetting' into crestline
commit 6823ca87f3b1ef3b28ed167254dcfce2a80467df
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sat Dec 16 21:12:47 2006 -0800
Follow mode setting order in RestoreHWState.
Add delays after output and CRTC disable. Restore panel fit register before
PLLs are restarted. Move all VGA restore code last. Shuffle various register
writes around and add delays to match PipeSetMode code.
commit 86558cc622b516b568cc26efdf9b64d4b660f50f
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sat Dec 16 21:09:31 2006 -0800
Prefer earliest CRTC when mapping to outputs.
For some reason, the code was preferring the last possible output when
mapping outputs to crtcs. Use the earlier CRTC instead to make the i830
driver consistent with BIOS usage.
commit 8e6ab99b3195325f9fe5432725fe328591c0c7e2
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sat Dec 16 21:06:36 2006 -0800
Not restoring active outputs. Wait for input sync before enabling outputs.
Oops--looks like a typo to me; the code was callint set_target_output
instead of set_active_outputs.
BIOS loops waiting for the SDVO input to sync before enabling outputs, this
makes sense to me.
commit bffd611b0a1cb05868e0f93e6ff9357a3116eaa6
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sat Dec 16 21:03:15 2006 -0800
Follow BIOS order in writing DPLL/DPLL_MD registers.
965 BIOS writes DPLL and then DPLL_MD.
945 BIOS writes DPLL twice.
commit 9b1a1b170befae2e705c23ce295837d0d13b60c0
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sat Dec 16 16:53:49 2006 -0800
reorder restore writes for 965 VGA
commit 08575331ac75783c9910cfb6e78db701a29983ac
Author: Eamon Walsh <ewalsh@tycho.nsa.gov>
Date: Fri Dec 15 17:44:44 2006 -0500
Convert callers of LookupWindow() to dixLookupWindow().
commit 60411bc4d0b3c53850c73b7246d5f7ed5c2d4084
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Thu Dec 14 18:36:44 2006 -0800
Follow BIOS PLL write protocol (disable,enable,enable).
This gets VGA output and text restore working, but SDVO is still not working.
commit 082519f34b468d0c5aa08db74ff2b51cf411d743
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Thu Dec 14 16:51:48 2006 -0800
Turn pll/pipe/plane on in crtc_set_mode
Instead of delaying pll/pipe/plane enables to the dpms function, turn them
on right away in the crtc_set_mode function. To avoid rewriting these
registers in the subsequent dpms function, check each register written there
to see if the enable bit is already on and don't rewrite.
commit 55e7a32096a58f7bb2380b04df6b3dd9dc8e5b6a
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Thu Dec 14 16:50:26 2006 -0800
Respect Virtual in xorg.conf
Instead of growing virtual to fit our desired sizes, if it is set in the
config file, use the value as the virtual size and make the default
configuration fit within that size (if possible).
commit d4142abc68888178a8f6c54fdcece91e898bc9f5
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 14 13:49:08 2006 -0800
Set frame buffer size ranges in xf86_config.
Initialization and default configuration code needs to know the range of
legitimate sizes for the frame buffer.
commit 2b5a5542ad7d1c558d1684a0a69b66bab6e9d001
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Dec 14 13:43:50 2006 -0800
Change TV modes from Preferred to Driver.
This avoids having the artificial TV mode size drive overall screen size.
commit 3fe802453a85183a69c36a098639895f49b17df1
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 13 13:15:14 2006 -0800
Move xf86CrtcConfig to ScrnInfo private.
Pull xf86CrtcConfig out of the driver private structure and allocate a
ScrnInfo private index for it. Also, make the arrays of outputs and crtcs
dynamic instead of fixed.
commit 0f6addc8a6aeb9bd041d0f8e8e5850e76764ba51
Merge: 001e272 3fa5b39
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 13 12:10:31 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 001e272437a0247ffbc4b9ff8a3f2b437cf4c533
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 13 12:08:58 2006 -0800
Auto-detect working TV output by checking TV regs functionality.
We can't figure out which chips are supposed to have TV out, so instead we
prod the TV_DAC register to see if it will hold the value written to it, if
not, we assume the chip doesn't have TV out.
commit 3fa5b3998353518c40e2fb0c28b425ee22c8d625
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 13 11:54:36 2006 -0800
Add magic double-write of the dpll register to fix mac mini cold boot.
commit e27372e85a007d8a7e31678dbdb62755c22918bf
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 13 00:26:27 2006 -0800
Add some caution with PCI write posting and DPLL delays to i830_crtc_dpms.
While it doesn't specifically help/hurt my test case, we've seen enough
mysterious behavior that caution is probably warranted.
commit df0a5a25aa72563a33731f8063602dd7faad8459
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 13 11:38:18 2006 -0800
Rename outputs to TMDS-1/TMDS-2, LVDS, TV and VGA.
These names are reasonably short and describe the connector rather than the
target media, but we don't appear to have any way to determine what is on
the other end of the wire. More importantly, they're all unique now.
commit e3604fc63243ab0f31673a923d20e23131b607f6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Dec 13 15:42:53 2006 +0000
Delete ChangeLog
commit 4cdcaac26b3f425ec8fcc2fd3eaa9bfb7a137422
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Tue Dec 12 23:26:00 2006 -0800
Write dpll_md register while updating dpll as that appears to be required.
SDVO multiplier on 965 is in the dpll_md register; for some reason, that
needs to be written along with the dpll value or the multiplier doesn't get
set correctly.
commit 9dd1520421dcb8c7f36a684f3d2ffb6b42a6671a
Merge: d57a258 63bf484
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 12 22:52:59 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit d57a25815398ae83eae8bdcb3a1b607760aa30b6
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Tue Dec 12 22:48:21 2006 -0800
Elide duplicate modes in pScrn->monitor.
xf86DDCMonitorSet dumps all of the DDC-discovered modes
into the monitor mode list without checking to see if they
are already present. This provides an ever-changing list of
modes for outputs which have no DDC and which simply duplicate the monitor
mode list.
commit 63bf48481d4e5e285fdfe7037ea4150283163a54
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 22:42:41 2006 -0800
Correct typo in mac mini hack, and return modes when the hack is unnecessary.
commit 41444183b59ed84c09749ca89afbef036d42ec5f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 18:08:57 2006 -0800
Replace custom, partially broken DPMS implementation with a generic one.
commit 7ed1b05922c07ff45a5794a992fd3d59ab55aa73
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 16:03:52 2006 -0800
Fix mac mini SDVO output: write the SDVO[BC] enabled register state twice.
commit 9776f6c68b3cdd5585e58e677c1b1318d9aedaf4
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 16:02:47 2006 -0800
Flush the plane changes in i830_crtc_dpms()
Otherwise, the changes may not have taken effect.
commit 54823ac39ce9666099d69196694643f04123cb4d
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 14:38:08 2006 -0800
Move the SDVO sync detection to after we've turned the port on.
commit ec45d7274333cccd20ad080facc8e995ad7b26b0
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 13:54:49 2006 -0800
Extend the error state reporting to cover ESR and decode PGTBL_ERR for 945.
commit 838af10b85ee8c085c6d2c4fbe18fd90b2be9d3f
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 13:45:41 2006 -0800
Move PrintErrorState and CheckInheritedErrors code to i830_debug.c.
commit 668ae6ce3c3c4b93a58749fd44ef32451adb6f9c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 12 11:39:40 2006 -0800
Set the SDVO port to on before sending the SDVO output on command.
commit 91a538beadc17155be395ea2c8109a0958a969bd
Author: Eric Anholt <eric@anholt.net>
Date: Sat Dec 9 15:58:47 2006 -0800
More debugging output for SDVO.
commit ce54538b905eb329f45c1b9b15e95ddce4a7927f
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 8 08:26:30 2006 -0800
Add a hack for DDC on my Mac Mini.
commit c8c1fb64ccecfb88f9923ad65c9898aa44692260
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 11 16:02:29 2006 -0800
Move the overlay mode switch status updates to when we enable/disable crtcs.
This should help if we mode switch with randr during video playback, and also
simplifies the code by moving the protection all to one place.
commit 3f3791ba2ece8e8a7aa3a5676f5f6361862a292c
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 11 15:20:15 2006 -0800
Remove remnants of old savedCurrentMode hack. Man, that was gross.
commit c21baa5a3044eb66f2518b018dae07eadb989aa1
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 11 15:15:01 2006 -0800
Remove dead remnants of old clone mode support.
commit b3865f34669319f449f2da8f87a4eef6ec8e7804
Author: Joshua J. Berry <des@condordes.net>
Date: Mon Dec 11 14:46:20 2006 -0800
Include i830.h to get M_T_* compat defines for older X Servers.
Not duplicating the defines ensures that we won't let the compat bits slip
into the X Server when we move this code over there.
commit 24d9521c7ae72e146025f10ea85b07ebd7041716
Author: Eric Anholt <eric@anholt.net>
Date: Mon Dec 11 09:34:50 2006 -0800
Add error messages for previous silent DRI initialization failures.
commit bf43f8ce736d91659c2757fb39b13e63bc5891a4
Merge: 684ea26 9452321
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Dec 8 14:17:43 2006 +0800
Merge branch 'modesetting' into crestline
commit 94523215127a3458a28d0f1217224a27c8870884
Merge: 75f4df2 fde52de
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Dec 8 14:15:06 2006 +0800
Merge branch 'modesetting' of git+ssh://zhen@git.freedesktop.org/git/xorg/driver/xf86-video-intel into modesetting
commit 684ea26b740d07ec8f6b0d223c1171e70c073bfa
Merge: 64269de 6b977f0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Dec 8 14:03:10 2006 +0800
Merge branch 'exa-i965' of git+ssh://zhen@git.freedesktop.org/git/xorg/driver/xf86-video-intel into crestline
commit 99f6f84076b25af69dc226e6d4704c74d207e657
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Dec 7 09:47:34 2006 +0000
Bump to 1.7.3
commit fde52de870c84821ab457e17634c334a10cf71ab
Merge: 7dbe6c3 85de8a0
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Dec 6 23:40:13 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 7dbe6c378d1bc0c06ed6be4c1f9ca38ac31a5571
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Dec 6 23:39:14 2006 -0800
Move vga restore to end of RestoreHWState.
I was having consistent system lockups when the vga restore
was first. Moving it to the end has reduced them to an infrequent
occurrence (but, alas, it has happened once since). This does not
make me happy.
commit 28c7002b1cf81e286a083384575d53021d3ce906
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Dec 6 23:35:15 2006 -0800
Use DOUBLE_WIDE mode on all hardware.
DOUBLE_WIDE mode is needed when the pixel clock is > 90% of the core
clock rate. The code guesses what the core clock rate is based on
the bus (AGP -> 133MHz, PCI-E -> 200MHz).
commit 85de8a05804eaebcd61430793ef5406f196f9a95
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 20:26:53 2006 -0800
Include render.h to get SubPixelUnknown define.
commit 64269de3c34db047e78b788dc5681abdc009f8aa
Merge: 8ddbc26 182d2f5
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Dec 6 18:09:28 2006 -0800
Merge branch 'modesetting' into crestline
commit 182d2f503a7a1be90d93a4a15059585a564fd3ce
Merge: 677c454 6777d80
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Dec 6 17:18:58 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 6777d8044d5cc063698e05afb7a93a58a7a3b64a
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 17:10:06 2006 -0800
Harmless warning fix.
commit c6ce8a3c3355e8a56e86856caa56baf1cd3c0231
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 17:07:48 2006 -0800
Reduce dumpregs to X startup, after a mode set, and LeaveVT.
While here, remove some other register dumping that is better done by
i830DumpRegs().
commit b23dec37b28a76433ad5d537ab508294e843cabe
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 16:58:24 2006 -0800
Save/restore registers around calls in PreInit with register side-effects.
commit d3c21c09e3904b3d32aca7563044194b061ac2fa
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 16:50:52 2006 -0800
Remove stale i830_tv_pre_set_mode. Replaced by generic dpms hook call.
Also replaced by not spamming unrelated ADPA register. At least, it had sure
better not be related.
commit 9c3e733aaa2068fcb0164577237ed70d177e9b5a
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 16:36:42 2006 -0800
Save/restore more TV registers.
commit d5ec9d2160f47f21a6015c1cc05b57274cbb0471
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 6 14:44:40 2006 -0800
Cannot modify DPLL register in output mode_set function.
DPLL register contains clock setup, so it cannot be written
from the output mode_set function or 'bad things' happen.
commit 5d345c13a949caef384a63769d7185885de6d26d
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 6 13:19:58 2006 -0800
Clean up SDVO multiplier debug output
commit 6ee63364f5fabbc5578bcc9ded38c778595f5a6d
Merge: 56f7119 b75ecdb
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Wed Dec 6 12:53:22 2006 -0800
Merge branch 'modesetting' into nonrandr-setup
Also, fix buffer overflow in i830_debug.c
commit b75ecdb48309a15eb7c52b279c7f8523a95bcd48
Merge: 1cb6311 b3bb10e
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 11:59:33 2006 -0800
Merge branch 'generic-mode-set' into modesetting
commit b3bb10e33e44c78f132d239e30931f97065a9fd6
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 11:53:40 2006 -0800
Fix LVDS: Don't change bits in LVDS other than port enable/pipe select.
This behavior matches what we did before when LVDS worked.
commit 47d07b1073c162ec00a8b173b8b6389dc4adbe88
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 10:56:38 2006 -0800
More LVDS fixed mode fixing: use the EDID DTD's blank length.
commit 727bf1cbf72362edcbdd68001a3558fd2b2b4eca
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 10:12:49 2006 -0800
Add missing newlines to new debug output.
commit 236c53be5d94798d55219651a6885fee32ce175b
Author: Eric Anholt <eric@anholt.net>
Date: Wed Dec 6 10:10:27 2006 -0800
Fix LVDS fixed mode code after generic-mode-set.
commit 1cb6311c1182fe98d2b8d237cef42509c3178f9a
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Dec 6 16:31:00 2006 +0800
fix typo in checking xf86CrtcScreenInit return
commit 56f71194157ef929b62fe34a89c840bd59e56301
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Dec 6 00:13:57 2006 -0800
Use xf86 structures for default config instead of RandR.
To avoid requiring RandR 1.2 in the X server, use the
xf86 Crtc and Output structures as the basis for the default configuration
computation (and, eventually, the config-file based configuration as well).
commit 6b977f0eca388a295ca7348f5960bd8e0192cf1d
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Dec 6 13:24:44 2006 +0800
fix Makefile.am
commit ffd8aacbe7c72b696ff7257609e3c1d45c057609
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Tue Dec 5 19:48:39 2006 -0800
new server APIs are not in server-1.2 (version 7.1.99.2)
commit a73649611414cb92697575efa90addfc3cf91cf9
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Tue Dec 5 19:47:04 2006 -0800
Capture VGA registers sooner so checks are more informative
commit 62fba80d3ea9c185ec8ae1e06c099c02bf844d8b
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Tue Dec 5 19:43:41 2006 -0800
fix up misleading comment in i830_crt.c about border register
commit 041f0029c78620ca1b50e7e5d11f5d022e189641
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Dec 6 10:43:29 2006 +0800
Formats fixes
We should use card_fmt for src/mask picture, and use dest color
buffer format helper. Also fix wrong name for G965 texture formats,
and pict_x1r5g5b5 isn't supported by sampler engine.
commit 1d94ec7de3387b70815679977cfc5d88200efa99
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 5 18:22:59 2006 -0800
Fix ordering of PIPE[AB]SRC debug output to be (x, y).
commit eee23fdd0dadd38a2b80525ec886120150f91077
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 5 18:19:49 2006 -0800
Fix copy'n'paste-o of the ordering of h/v fields in DSP[AB]SIZE.
commit 58c247c6de56508b00eadf77b4c145c94134270d
Merge: 0b4c3e7 2e8c927
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 5 15:28:21 2006 -0800
Merge branch 'modesetting-origin' into modesetting
Conflicts:
src/i830_display.c
commit 0b4c3e7bff790e1e99ace5036a41e96046335b04
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 5 14:39:47 2006 -0800
Add a bunch of per-register debug code to i830DumpRegs().
commit 7844e576e71c004ed495bbc31f7bbe890d18b8d9
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 5 14:39:09 2006 -0800
Move reg dump from i830PipeSetMode to after we set up the modes with RandR.
commit e777d38ce98d7220621b049b09df1deca5a5df42
Author: Eric Anholt <eric@anholt.net>
Date: Tue Dec 5 10:01:31 2006 -0800
WIP code to move mode set sequencing to XFree86 handlers.
It compiles. It definitely doesn't run.
commit 2e8c927f9308069a82f25b65bb0c62bc5a156832
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Mon Dec 4 14:02:30 2006 -0800
Re-create RandR Crtc/output structures on server regen.
RandR structures must be re-created when the server reinitializes,
but the driver PreInit function is not re-invoked. Recreate them
manually in this case during ScreenInit.
commit 583619cdb2b6a469299dd5bf658bf5b51ee999fe
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Dec 4 15:48:04 2006 +0800
set correct default border color
commit f28d5fc30ccf60d72d5832bb6542522dc7f1c463
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Dec 4 15:47:31 2006 +0800
fix typo in ps kernel
fix corrupt in some subspans
commit 677c454469a6223460778033758e384e989cea47
Merge: 16f9a56 8fcf9a8
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Dec 2 23:28:38 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 8fcf9a81179ee8577ddab5e904c58fbfd14cf59c
Author: Keith Packard <keithp@ukulele.keithp.com>
Date: Sat Dec 2 22:58:31 2006 -0800
DOUBLE_WIDE mode for high pixel clock 8xx. Rewrite PLL search.
High pixel clock modes on pipe A of an 8xx chip require
DOUBLE_WIDE mode. It's supposed to be modes > 180MHz or so,
but the board I have requires DOUBLE_WIDE mode for clocks > 108MHz
or so. The limit is related to the core clock speed of the chip, which
can be found indirectly through PCI config space. None of the possible
values explain why this board needs this mode for these relatively low
clock rates though.
Also, create tables of data for the PLL computation and use them
instead of code. I think it's cleaner looking. It is also untested on
9xx. It'll work. Really.
commit 81dde11d419c8f9198ab3502d9813d66d0bc6d6d
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 1 10:37:19 2006 -0800
Fix copy'n'paste-o from restructure-outputs that resulted in crashes.
Our driver private is stored in the bus that we set up, not the DDC device
that xf86 code does.
commit a504e31f0fefdec802ae403573f52fac3d577b65
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 1 12:49:43 2006 -0800
Don't try to write the read-only PP_STATUS register.
Also, don't bother reading the PP_CONTROL register to try to get LVDS status --
that's what PP_STATUS is for.
commit f21230d3e1cc5470e8f88404b5d9f1702bec44bb
Author: Eric Anholt <eric@anholt.net>
Date: Fri Dec 1 12:48:57 2006 -0800
Add the [ax]4r4g4b4 source picture formats.
commit 8ddbc26b276016b922487f7b1e8997998b655a7d
Merge: 93975a5 16f9a56
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Dec 1 10:57:16 2006 -0800
Merge branch 'modesetting' into crestline
Use new TV output condition (all 9xx except 915g)
commit 16f9a56070a01c7ada8e566d9b73fcf7900136e0
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Dec 1 10:50:27 2006 -0800
TV output exists on all 9xx chips except for 915G
commit 93975a526086432cdeb8d7ead721a862d632c1e7
Merge: 08b6569 e603cd0
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Dec 1 10:28:58 2006 -0800
Merge branch 'modesetting' into crestline
commit e603cd0c73344ef137d3276b5cfcbcf4df340778
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Dec 1 10:08:36 2006 -0800
Leave detected TV status alone when no free CRTC is available.
Yes, this means not detecting TV hotplug when two outputs are
already running. An alternative would be to turn off one of the other
outputs temporarily, but that would cause flashing. Something to consider.
commit ec30356d950199903978265076b8a4e3960cf84f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Dec 1 10:06:29 2006 -0800
Do output detection before any crtc allocation.
Some output detection requires a crtc for load detection, perform all of the
output detection before allocating any crtcs so that there will be a free
crtc for any load detection. Avoids losing TV detection when two monitors
are connected.
commit 7642da82781826cb3b45078750cc54d8f592893a
Author: Keith Packard <keithp@ukulele.keithp.com>
Date: Thu Nov 30 23:21:39 2006 -0800
When CRTC is disable through RandR, the mode is NULL. Don't dereference it.
Correctly interpret mode == NULL as CRTC disable, make sure the CRTC is
disabled in this case.
commit de50ca9ed9e78c17be1badec62e35ed5e4d62b05
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 30 17:56:47 2006 -0800
Tristate the clock/data pins during GPIO when released while getting values.
While the register is laid out suggesting that you can read a low value while
driving the output high, and the I2C spec seems to indicate that you should be
able to as well, and on some hardware this works successfully, on the i865 and
perhaps some other chips it doesn't. So, if we're not holding the clock or
data pin low during GetBits, tristate the pin so that we can successfully read.
This fixes i865 analog (VGA) DDC so it successfully sees slave acks.
Also, improve the I2C bit-banging debugging.
commit 8c44556408601db2be799b5ac5c4da1d92886d31
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 30 15:56:52 2006 -0800
Preserve some GPIO bits that the docs tell us to.
commit 28401b25cc5c1afb272e506cef196ba3a1258bd3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 30 15:45:13 2006 -0800
Add debug code for the bit-banging I2C implementation.
commit ff64bc7397cafbec94e388e1625b3a1999f1aca7
Merge: b94b7c4 16e01b1
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 30 14:09:31 2006 -0800
Merge branch 'restructure-outputs' into modesetting.
Outputs and Crtcs now have a driver-independent representation which should
permit generic code to control RandR 1.2 and startup configuration.
commit 16e01b117bb7ae90b150dd4f25a887dd895cf473
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 30 11:55:29 2006 -0800
Oops. Don't try to use xf86RandR names, use xf86RandR12 instead.
Attempts to override functions in core server fail, so use
new names instead.
commit bcf206ff17c6eca8212db72dd86fcd8fdc0162da
Merge: 27ca1c1 2c8c310
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 30 11:39:56 2006 -0800
Merge branch 'restructure-outputs-origin' into restructure-outputs
commit 27ca1c17aab30670dd1d07e0809fd58cdecfc3b6
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 30 11:39:37 2006 -0800
Rename I830 randr functions to xf86 as they are becoming generic.
Change function names, create separate i830_randr.h header file
to contain definitions.
commit b94b7c4bcfdb7ba59ed818f72309b5060a2ab7ee
Merge: b6fc8df 25e6e49
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 30 09:15:30 2006 -0800
Merge branch 'exa' of ../xf86-video-intel into modesetting
Conflicts:
man/i810.man
src/Makefile.am
src/i830.h
src/i830_driver.c
src/i830_rotate.c
src/i830_video.c
commit b6fc8df9a52f5fe1b4d26ae06bc4d48235b44a67
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 29 15:06:32 2006 -0800
Properly detect the GTT size on the G965.
In the past, the GTT has always been sized just large enough to map the whole
graphics aperture. However, apparently on the G965 that isn't the case, and
it is actually 512KB on hardware with a 256MB aperture. This resulted in X
not bothering to allocate memory for 256KB that it thought was already mapped
into stolen memory, and thus garbage rendering (particularly visible in large
video modes that displayed this unallocated memory). The kernel happens to
get the right answer by hardwiring a 512KB GTT size already, but that may not
be true on future hardware.
Instead, we use a convenient field in PGETBL_CTL that's specifically for the
GTT size rather than the aperture size, which gets us the answer we want.
commit 359dc81c07901665da0f86c573c096fa1661cdd2
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 29 15:01:39 2006 -0800
Revert "Don't allocate stuff in the first 256K of video memory (GATT?)"
This reverts commit 997e8c9bb4235cab1fff4738387df9afcbea0a03.
The GTT is definitely located at the end of stolen memory. This commit
apparently worked around mis-estimation of the GTT size.
commit db391e8e4c4d87bfe3ccad0de14dd5b47b69b8fe
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 17:16:46 2006 +0800
shut up warning
commit 290f15cd4cda97727ebcaadacbbbf7650278934b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 17:14:55 2006 +0800
fix alpha blending state
commit 3d4edd325f3859c749ee42df102bb4239eac5287
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 17:05:32 2006 +0800
Add in sf/wm program for mask picture without CA
commit a704120b15efae47344a90d972e7f3da64a202a6
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:52:44 2006 +0800
misc cleanup for G965 vs/sf/wm states
commit e3c70c68e39183226e498271c44e98ef1b96a681
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:40:15 2006 +0800
WM kernel needs scratch space
commit aa515c54f0cfd9025fc38dc4b7938ff17a8a13fb
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:37:06 2006 +0800
Setup default border color for our samplers
commit b6eba96584bcd2c024f6443d9f3728eb65b234fb
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:30:53 2006 +0800
fix vertex buffer size
commit 453842c9ff733af45fa665d9db6a35164f45c60a
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:24:24 2006 +0800
clean up issue cmd to ring buffer
Make it easy to track different part of ring state, and
use rectlist primitive instead.
commit 18ad7d5cf04081d89a9f978ccc7794116f7c498b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:04:16 2006 +0800
remove wrong scale_units
commit 3d5bd0c14eea7951540f7a12eee257428f78e2d1
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 16:02:16 2006 +0800
Rename exa sf/wm program files
Also fix some minors in wm program.
commit a06beb5f80f097fac3b718e742742bb32f1c1194
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Nov 29 15:47:19 2006 +0800
EXA state mem for G965
Not split offscreen mem for exa, but alloc a dedicated one
for G965 states.
commit 9e4e7d4fa25a64a2494e7531967599142e60e716
Author: Eric Anholt <eric@anholt.net>
Date: Tue Nov 28 16:36:09 2006 -0800
Conditionally compile old-server compatibility code in.
This also replaces calls to compat code with the real names of the functions,
and slips #defines to an i830-namespaced version in when doing compat.
The current server version (7.1.99.2) is still left as requiring compat code,
since the version hasn't been bumped yet.
This also fixes some failures to call the compat code, and some failures to
actually compile the compat code. Oops.
commit 8d9ba2405d1f1e58a0cfb570e83e9206af8525b5
Author: Eric Anholt <eric@anholt.net>
Date: Tue Nov 28 15:44:06 2006 -0800
sparse cleanups (use NULL instead of 0 for pointers)
commit dbb8135e10e943a4d4e65f95853eeccc764ccf24
Author: Eric Anholt <eric@anholt.net>
Date: Tue Nov 28 13:21:31 2006 -0800
Remove printing of the XFree86 screen mode list, and some other detritus.
commit e8fb40ab1063b18372be2b5996257eb69d3f15c4
Author: Eric Anholt <eric@anholt.net>
Date: Tue Nov 28 11:17:21 2006 -0800
Replace custom DDC mode list code with a copy of the X Server's.
The X Server now has most of the mode helper functions we want, and we can
start removing compilation of our copies when the server is new enough.
commit 2c8c310bd8a105dbeda5c989dca31cc766eb6bb8
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Mon Nov 27 22:18:59 2006 -0800
Driver-independent code tracks num_crtc itself, don't do it in driver.
Now that driver-independent code manages array of crtcs, let it track
the count and just have the driver compute how many there are in
a separate variable.
commit c421724d8151d1d4578468abdbe8fe1120e373ca
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Mon Nov 27 22:15:40 2006 -0800
Move #include "randrstr.h" from i830.h to i830_xf86Crtc.h
As part of the separation of driver-dependent from driver-independent code,
the interactions with RandR are moving entirely out of the driver, which
means the driver shouldn't even know about RandR, while the
driver-independent code does.
commit e8d1db326388c9a112f2b8e2eff5a81210b8d6e4
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Nov 27 12:01:47 2006 -0800
Move crtc/output config to sub-structure.
Place crtc/output in separate structure at head
of driver private structure. Use this from the config code
to make it driver-independent. Still lots of effectively driver
independent code that continues to use driver dependent stuff,
but that will change.
commit 72692ba2e0254460c4f5a8cd476f5748383390ae
Author: Eric Anholt <eric@anholt.net>
Date: Mon Nov 27 11:23:55 2006 -0800
Postpone SDVO DDC bus creation until we've detected the SDVO device.
This reduces log noise for those of us with no SDVO devices.
commit 5f38bc3e2a685da5c03efa8103a353f79c842aa7
Author: Eric Anholt <eric@anholt.net>
Date: Mon Nov 27 11:06:50 2006 -0800
Reduce the severity of many informational log messages.
commit 85f404bc67d5ab54175c19e75aad406abfcf2133
Author: Eric Anholt <eric@anholt.net>
Date: Mon Nov 20 09:32:26 2006 -0800
Re-indent ch7xxx driver.
commit a0518f5a440630365b1d935b7c2d0725f326ad51
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Nov 26 19:44:38 2006 -0800
Remove mode setting from load detect CRTC allocation.
To share load-detect CRTC allocation with TV driver,
move it to the output driver
commit a47c549df036990e29f05bc3df80e1a2ab9f3b3c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Nov 26 18:26:26 2006 -0800
Clean up reworked data structure code so the server actually starts.
Use i830GeLoadDetectPipe again (instead of missing xf86AllocCrtc). Actually
create new Crtc structures. Fix a few other NULL pointer dereferences.
commit 2529863a1ade782819d76be2d0dc16e89028c1e3
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sun Nov 26 16:44:17 2006 -0800
Start output/crtc restructuring work. It compiles.
Outputs and Crtcs are now split between 'generic'
and 'driver specific' pieces in the hope that more code
will be able to migrate to the xf86-generic layer.
Right now, the code remains tangled together, significant
work remains to tease the pieces apart. First the code
needs to be made to actually work as-is though.
commit 9aca4e207440119f4280b78199a221f85d50c511
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Nov 22 15:52:32 2006 -0800
Remove custom configuration code (which was #ifdef'd out).
Multi-screen configuration is moving to generic code.
commit 850e3652f4d5bb57f3c4ccb9cf29e2c75fecba9d
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Nov 22 15:36:43 2006 -0800
Note which pipe has failed to be configured for VBlank interrupt
commit 659e3db925de91954421f7f33c072576dfefcc4a
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Nov 22 15:35:59 2006 -0800
Set up maximum screen size for clone instead of panorama.
This avoids heading past the 8Kbyte stride limit of DRI so
that 3D will be available by default.
commit 03c12f866529230df7a1503de61954cd5ade242e
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Nov 22 15:34:03 2006 -0800
Limit DRI use to cases when pitch < 8Kbytes, not 4096 pixels.
3D rendering pipeline is limited to pitch of 8Kbytes and not 4096
pixels, which rather makes a difference at 32bpp.
commit 6781575f734f05547d7d5ceef4116fc157bba44d
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Nov 22 16:49:57 2006 +0000
Be a little more verbose when rejecting modes.
commit e065324661ad08b3b359136f48090232f6138959
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Nov 22 16:49:36 2006 +0000
update port attributes immediately when overlay is on.
commit a0a9d1ea2ac9a0c665e5a1de5b8b8358dee3b9b4
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Mon Nov 20 17:25:00 2006 -0800
Set configured values for screen virtual size and initial frame.
Computation for virtual size and initial frame origin is quite
broken in xf86 common code.
commit d6a0f917e601ea36643c6ad857756e19d24ecd73
Author: Keith Packard <keithp@bouzouki.jf.intel.com>
Date: Mon Nov 20 15:17:32 2006 -0800
Enable second SDVO channel.
Rework SDVO support so that it can deal with two channels correctly,
also save/restore all connected output timings.
commit 08b6569dc663ddf38cb36a6875de6d4ab55acac9
Author: Eric Anholt <eric@anholt.net>
Date: Sun Nov 19 16:15:45 2006 -0800
Enable TV output on Crestline (untested).
commit 05202cabbd23f15330b811ae6b8d708ad042bc40
Merge: ee502dd b945a65
Author: Eric Anholt <eric@anholt.net>
Date: Sun Nov 19 16:14:18 2006 -0800
Merge branch 'modesetting-origin' into crestline
commit b945a650e952f98c2d101b71bd3ec0f390478da5
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sun Nov 19 00:54:30 2006 -0800
Fix TV color key.
Subcarrier defines were incorrect in header file leaving one of the
DDA phases disabled.
commit 28224af3d90a1a08d54a865dfaf20184330fe8a4
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Sun Nov 19 00:40:46 2006 -0800
Preliminary 945 TV output. Color key is broken. Fixed mode.
TV output is generating video with this patch, but the color burst
signal is incorrect somehow.
commit ee502dd92a3dfccdc2efcfb76fc652694bc89e3b
Merge: 15ff17c 2fe6107
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 17 14:57:41 2006 -0800
Merge branch 'crestline-origin' into crestline
commit 15ff17c756e42f392306820e3f7ffbdcc56b9892
Merge: 9cc2f33 816fc1a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 17 11:48:53 2006 -0800
Merge branch 'modesetting' into crestline
This works for analog, but SDVO output appears to not work yet.
Conflicts:
src/i830_driver.c
commit 816fc1a76a5ac738e41b172ba8f43137c1521328
Merge: 9948d83 7a7bb33
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 17 00:05:53 2006 -0800
Merge branch 'modesetting-origin' into modesetting
commit 7a7bb331e10498e5b8ccec58130bb23334d36562
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 16 21:19:20 2006 -0800
Don't dereference null DisplayModePtr on disabled output.
During initial configuration, outputs which are disabled have null
modes.
commit 2fe6107ac68e86ed183d8602436633348340678d
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Nov 17 13:11:36 2006 +0800
Rotation support for 965GM
commit c4508c1cadf323e9ef1d0e69dd77d5e841a6a978
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 16 21:09:23 2006 -0800
RandR-based initial output configuration.
Using pre-init computed RandR information, make reasonable
default choices for the output configuration at startup time.
Either some preferred size or a size which yields 96dpi is chosen,
from which other monitors are set to a similar size. The largest
size sets the screen size.
This needs to be extended to respect config file settings, but
those have not been defined yet.
commit 9948d8377d70e898260c12210151b952b3fb8bf1
Merge: 45a27f8 b649f95
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 16 19:47:24 2006 -0800
Merge branch 'master' into modesetting
Conflicts:
src/i830.h
src/i830_cursor.c
src/i830_dri.c
src/i830_driver.c
src/i830_video.c
commit 9cc2f3313d77487dea372e6ab32d6d9c06617ae3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 16 15:12:43 2006 -0800
Replace broken PCI resource size detection with pciGetBaseSize() call.
commit 45a27f80e1c783627f570c309e7a853dcc9af0c1
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 16 13:38:35 2006 -0800
Remove output options. Let outputs be connected to other crtcs.
Output options will be replaced by properties.
Permits outputs to be connected to arbitrary CRTCs (within hardware limits).
No cloning yet.
commit 9aea79d1e954fe4fb5c101edcb7c2d0f706a5c4c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Nov 16 11:40:26 2006 -0800
Inverted boolean sense when selecting pipe for CRT detection.
Pipes are available when they are not in use.
commit 4889b9f33336c92f07aac86d75f50316db6ef81a
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 15 15:26:31 2006 -0800
Enable the LVDS if we find it and assign it to a pipe (oops).
commit 854ff826c0031a44e874239c0b0a3533f4d9e14b
Author: Eric Anholt <eric@anholt.net>
Date: Tue Nov 14 09:14:24 2006 -0800
Disable setup of the second SDVO device until we fix it.
commit d51555fba4e57c059fd184c1e54822d7e5b62a2f
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 10 14:40:40 2006 -0800
Fix clock range for single-channel LVDS.
commit dd1dcfab0ab0f2d0c25077fa663209e2762f26e8
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 10 11:08:02 2006 -0800
Fill in some of the high bits of mode timings for SDVO.
commit 3955f044cfe1d592bcb36c43c539fb4a75840b8d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 9 20:28:46 2006 -0800
Expose the DDC-probed EDID data as the EDID_DATA output property.
commit 0f5886689d7ef7dbbef6425d5c855ac6b67d3350
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Nov 8 23:19:59 2006 -0800
Create RandR 1.2 objects in I830PreInit.
Creating the objects early will allow the driver to use
randr structures to select a reasonable configuration.
That part has not been done yet.
commit 679c7bd82639a09cdce133becb8a08629ce3a4e9
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Nov 8 21:39:28 2006 -0800
ignore edited man page
commit 81b7b489afa2cab4d8614c64f4906be627f1d07e
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Nov 8 21:38:00 2006 -0800
Adapt to RandR updates that split object creation from screen association.
RandR DIX code is preparing for xf86 drivers that want to allocate RandR
objects at PreInit time. This patch adapts to that change without taking
advantage of it.
commit 81bace0c316c3ed80201a34eca533254d12cd193
Merge: 713c5b0 beb8916
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Wed Nov 8 20:23:20 2006 -0800
Merge branch 'modesetting-keithp' into modesetting
Conflicts in PipeSetMode were resolved to use the keithp changes
that pushed more modesetting stuff into the per-pipe function.
Switched availablePipes to num_pipes.
Used modesetting default output configuration.
commit 713c5b0899428edfea7cea0780244488115dbe1d
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 8 19:55:31 2006 -0800
Change the output and pipe "is it on/off" field name to "enabled".
commit ff77e9d84f2037b99a8e4ac55da0b0ac92ed6b9b
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 8 19:53:31 2006 -0800
Clean up i830_crt_detect_load() a bit more.
ADPA might not have been set right in some cases (DPMS-off monitor, for
example), and a wait for vsync that the bios does was missing.
commit 9b267014b55f49d9362c1d432d6ba19ddd0ad95d
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 8 19:39:18 2006 -0800
Go back to only setting up outputs that have a display connected.
commit 35ab689bbde5f74752598cd743d735640486b639
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 8 19:35:49 2006 -0800
Fix i830DisableUnusedFunctions after pipe structure change.
Using "pipe" instead of the index "i" meant pipe(3) got referenced instead of
a nice small integer. Oops.
commit b649f95ea6fd3555d073fdbf8f2f035dfe1afd33
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Nov 8 19:01:25 2006 +0000
Disable some debug message
commit 75f4df278e9db360967d77cdba4756cbde622d56
Author: root <root@localhost.localdomain>
Date: Wed Nov 8 13:56:32 2006 +0800
855 fix
commit f1ff01e31eb8e9dc05190bf1a8b318d4f587f64a
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Nov 4 00:46:18 2006 -0800
Eliminate operatingDevices member and PIPE_* values.
operatingDevices and MonType1/MonType2 duplicate information already stored
in the device structures. Eliminate them and replace uses with direct
references to the appropriate other data.
(cherry picked from 3ab7f9693217d8fe993bdc94c376b219b0082961 commit)
commit 0b2d36d4f038c4e8fa08632b6f1368627f010392
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Nov 3 23:29:12 2006 -0800
Use pI830->availablePipes instead of MAX_DISPLAY_PIPES everywhere
(cherry picked from e4bcec796e80e9fd66ab0c36394f5946915531f1 commit)
commit d0ef9e99acb9e999e1b6d3eb76edc6355555043b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Nov 6 18:30:46 2006 -0800
Restore PFIT_CONTROL before turning the LVDS back on in the restore method.
commit 94a3731c2b4f2ea2e696a8c87dccc0d214d41e8e
Author: Eric Anholt <eric@anholt.net>
Date: Mon Nov 6 18:26:48 2006 -0800
Move PFIT_CONTROL disable for G965 up before post_set_mode.
Also, remove setting of some other random registers that appears to have
been spammed in at the same time, and don't try to disable on the I830, before
this register existed.
commit beb89163d73376e70870e6e2a6b19863f3a058b1
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sun Nov 5 19:06:45 2006 -0800
DSPSURF must be page aligned. Place intra-screen offset in DSPBASE.
DSPASURF/DSPBSURF can only take page aligned values, ignoring
the lower order bits. So, place the offset for the output
within the frame buffer in the DSPABASE/DSPBBASE registers instead.
commit 997e8c9bb4235cab1fff4738387df9afcbea0a03
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sun Nov 5 18:56:33 2006 -0800
Don't allocate stuff in the first 256K of video memory (GATT?)
Letting the ring buffer or other objects be allocated within the lowest
portion of memory appears to trash some memory mapping data; I'm assuming
this is the GATT table on the 965. Just marking this out of bounds for
allocation fixes this problem.
commit 5a355c72614ed77f2000e5ede45f3ff5990c79d9
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sun Nov 5 18:51:28 2006 -0800
Fix CRT output on 965 chipset.
A few more register settings are needed to get CRT output working on the
965 chipset, in particular the the SDVO/UDI clock multiplier register
needed to get set to the default value (3). No, I really don't know what
this does, but it does get the CRT running at a wide range of sizes.
commit 49a6bea7d969dbfd1dd542c0c3e02abc330d6850
Merge: 64447c7 fbb376b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Nov 6 10:25:23 2006 +0800
Merge branch 'master' into crestline
commit 68c3185046b27ab936ca6c92b924b443b3cd6fce
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sun Nov 5 13:30:32 2006 -0800
Avoid crashing when disabling sdvo output. XXX
commit 15ef08046bcc3e746453301379f7c5d1bf929ee1
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Sun Nov 5 13:29:56 2006 -0800
Move remaining pipe mode setting logic to i830PipeSetMode
commit 7fcb555735a58e19ccc10875b211402983170a87
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Nov 4 00:52:21 2006 -0800
Rename availablePipes to num_pipes
commit 3ab7f9693217d8fe993bdc94c376b219b0082961
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Nov 4 00:46:18 2006 -0800
Eliminate operatingDevices member and PIPE_* values.
operatingDevices and MonType1/MonType2 duplicate information already stored
in the device structures. Eliminate them and replace uses with direct
references to the appropriate other data.
commit e4bcec796e80e9fd66ab0c36394f5946915531f1
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Nov 3 23:29:12 2006 -0800
Use pI830->availablePipes instead of MAX_DISPLAY_PIPES everywhere
commit b7262a9a9110dac66e1a92c39dcb3ab59d95d081
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Nov 3 23:24:07 2006 -0800
Finish removing persistant vbe data
commit 4625073244d4f521a07e12adcf0609e85658acbe
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Nov 3 23:23:38 2006 -0800
Oops, martian memset of randr modes pointer
commit 719ad68515be9b996a6314de5448843de1146b88
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Nov 3 19:41:41 2006 -0800
Use VBE only temporarily to fetch BIOS rom image
(cherry picked from 6a9386651785afc70a29e355255e8295b321f28e commit)
commit 27df2ff7908ea7ea2943a5f3445e12dbc24d97c9
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 3 15:55:10 2006 -0800
Report pipe status (and status mismatches) in i830DescribeOutputConfiguration()
commit ecbe73b940b2d642115de4b73c2f757eb46ff956
Merge: 561af00 9681602
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 3 15:59:59 2006 -0800
Merge branch 'modesetting-origin' into modesetting
Conflicts:
src/i830_display.c
commit 561af007974b8cdad1eea907fb73ed9d430c21ac
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 3 15:26:14 2006 -0800
Add support for load-based CRT detection.
commit e416b426d83de031441ada7a77b6bd66cec8b5c9
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 3 15:25:41 2006 -0800
Print out modelines as info, not error (which had been used for debugging).
commit 282a9e073ea985cbf0d0f3f296d593af1426bad5
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 3 13:46:09 2006 -0800
Don't memset the modes pointer on init, which was dereferencing NULL.
commit 9681602177124e84a817a1e1d428f1779f2a45c9
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Nov 3 12:55:25 2006 -0800
Create I830PipeRec to hold pipe-specific data. Remove unused I830 members.
I830 contained six parallel arrays for pipe-specific data; these
have been moved to a I830PipeRec structure instead.
I830 also contained several unused members:
unsigned int bios_version;
Bool newPipeSwitch;
Bool fakeSwitch;
int fixedPipe;
These have been removed, along with the code that set them.
commit 0510671a6c5233468ac20f0ec8096e084df03ce6
Author: Eric Anholt <eric@anholt.net>
Date: Fri Nov 3 10:58:23 2006 -0800
Fix a pasteo in I965 register restore.
commit 2c9ab6e0594769274f2dbcdf7c00fe297fc385d5
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Thu Nov 2 13:44:55 2006 -0800
set the v_sync_off_high to zero. XXX should check docs
commit 56f6d4f1bb67f447500af3f4f7fa557c3e887baa
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Thu Nov 2 13:42:17 2006 -0800
Disable the panel fitter when not using it. Cleans up SDVO DVI output.
The panel fitter appears to exist on the 965 hardware (at least) and
causes troubles with DVI output over SDVO when enabled. This patch
checks to see if the panel fitter is pointing at the pipe being configured
and disables it unconditionally in that case. The LVDS driver will configure
it correctly if necessary afterwards.
commit f22d9bcc25aea19ba38d35282367b591fd1b7ca0
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Thu Nov 2 13:34:45 2006 -0800
Add another couple of new registers
commit a9eac38bcdb49df2ce1122b49bd8b1eb19e8cae5
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 2 13:24:54 2006 -0800
Remove duplicated register defs that were just added.
commit 7887c76062b7c79e14fb8e4f13486aa592dcbce8
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 2 12:27:21 2006 -0800
Add airlied's I2C code, ifdeffed out.
I've gone back to compare our behavior to it several times, so I'll just keep
the code in tree for now.
commit 87b15cfbf762468d4b8728b3e7a39c76654017de
Author: Eric Anholt <eric@anholt.net>
Date: Thu Nov 2 11:30:21 2006 -0800
Remove dead specifiedMonitor field.
commit 2636d68663a02f6d9eaf36971706b67036ebf56c
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Thu Nov 2 11:57:11 2006 -0800
Dump more registers for debug purposes
commit 786ec54c4c1540f4aced63ef21d567c3b9f3282e
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Thu Nov 2 11:56:50 2006 -0800
Add a few more registers from the 965 spec
commit 85e32ad2dadcce1134fcadb14ece8ff30f3925f2
Author: Keith Packard <keithp@mandolin.keithp.com>
Date: Thu Nov 2 11:56:12 2006 -0800
ch7xxxSaveRegs receives real type instead of void *
commit ffbd6ca09bc2300bf967d7c248a559d85b8706e0
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 1 13:05:44 2006 -0800
Remove dead VESARec struct.
commit 97c3a1b2421031e41f0b2b1630fde1dc4262d264
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 1 13:04:08 2006 -0800
Remove the refresh rate appended to some mode names.
This gets the SDVO and CRT outputs I have to have at least 1 common mode
according to RandR.
commit 7971c401554c218c84a8c45335c9b31bbccfece7
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 1 12:42:56 2006 -0800
Attempt to pull monitor physical size information out of DDC EDID data.
commit fb94c1210966f7875e5f034f10ea31c06c502c3a
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 1 12:23:50 2006 -0800
Move mode lists from per-pipe to per-output.
This should let RandR do the right thing in exposing the modes to userland.
As a side effect of getting this working, the SDVO pixel clock range code
was fixed and the mode valid tests for various outputs got extended. Also,
LVDS grew a get_modes for the fixed panel mode.
Note that we now no longer do automatic enabling of outputs at xrandr -s 0,
hotkey, or VT switch. That will be left to generic RandR code later. Also,
generic modes and user-defined modes are once again not validated into the
lists, so this is a regression there.
commit f30d7f912f36b110c3af7dc795e35456593781ab
Author: Eric Anholt <eric@anholt.net>
Date: Wed Nov 1 11:50:51 2006 -0800
Update for the move of RandR phyiscal size information.
commit 64447c7a059775e7ea8649f4714df7565e932c60
Author: Zou Nanhai <nanhai.zou@intel.com>
Date: Wed Nov 1 14:36:20 2006 +0800
walk around to VBIOS bug in Crestline B0
commit 7195dfabd56239f08cdd8175a2ef3a66ef9600de
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 17:10:08 2006 -0800
Give each output a get_modes function and expose those modes through RandR.
The get_modes should return the probed modes only. The driver should then
append to the list (for example, compatible modes listed in other outputs,
or standard VESA modes) to create the list to expose through RandR. That
isn't done yet.
commit cc3728be2481637dda321d3bc2e4e89a220699cd
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 15:00:36 2006 -0800
Add compat definitions for M_T_PREFERRED and M_T_DRIVER for older X Servers.
commit a71f283650e8cb7b760e5a53c4db79202c4cc5c4
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 14:46:23 2006 -0800
Connect output detection up to RandR.
commit 68cef9f4e028755bbf3e1862da2ef47d46ddaa6a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 14:32:00 2006 -0800
Move output connection detection to a per-output method.
This will be used by RandR, and should let us clean up some of the initial
display configuration, hopefully.
Also, analog hotplug-based detection is now enabled on G965.
commit 9fd719fce27f916ab5120f6e1234affa14eaed9d
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 14:29:44 2006 -0800
Move SDVOB_PRESERVE_MASK next to SDVOC_PRESERVE_MASK.
commit 4f5d4d8870fc2784192f95a561163cf4fc8737ac
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 13:37:23 2006 -0800
i830SetLVDSPanelPower is now a static function in i830_lvds.c, so remove it.
commit 49bbdf16c02107c08169f8d2b6e9c6dbd7d8cd95
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 31 10:44:45 2006 -0800
Fix many inconsistencies in the SDVO code compared to the spec.
Also, fix some struct padding so that the right bits are sent out.
commit e7d546cac06767ec58325396a3bb5780b2257c53
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 11:24:43 2006 -0800
Remove some dead code from BIOS modesetting.
commit 2ca57040b0cd24ad3dbe693789091e28be4e69f8
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 11:19:19 2006 -0800
Remove GetBIOSVersion().
This info hardly useful now that we don't use the BIOS for mode setting.
commit 837b2f632062bc29268f109895a577bd90cabd6d
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 11:17:55 2006 -0800
Warning fix.
commit bca9e6ccbd14eb8f2f103e8e64b28a623113d494
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 11:17:27 2006 -0800
Remove SetPipeAccess and now-unnecessary VBE reinit.
commit 819a47b27cd4728feb269a08be32403304993ffa
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 09:50:33 2006 -0800
Use the new fields for SDVO pixel multiply on the G965.
This should fix display at resolutions/refresh rates in a different multiplier
class than the console display (generally, high resolution modes).
commit 71545db4614cfc4650acc4325912474e777c3b36
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 09:46:10 2006 -0800
Return and use valid status bits for i830_sdvo_get_trained_inputs().
commit c357eca10ca1c535d305e1f3028471a912ae4102
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 30 09:44:55 2006 -0800
Clean up whitespace in i830_randr.c.
commit fbb376bd1a4daad4c86e349df98438989ce173f1
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Oct 30 14:15:12 2006 +0800
Bug 8594: Fix Xv hang with G965
commit c0ee50c4ee5ff2c594fdf60c9cb8b952e25644de
Author: Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
Date: Fri Oct 27 19:13:33 2006 +0200
Add support for the new DRM memory manager.
Some code are duplicated with the new libdrm.
Once this code has been released with xserver,
it can be removed.
See the man page for new options and backwards
3D driver compatibility.
commit 25e6e497824a23eb231fc6fd6e483f601d612cee
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 26 15:47:49 2006 -0700
Major cleanup of 3D invariant state, fixing hangs with rotation and render.
Now, the generic invariant state is always set while the X Server is active,
and happens automatically when the X Server grabs the DRI lock. More 3D state
is moved to the generic code.
Then, the 3D consumers (video, rotation, render) set last_3d to their enum
entry, and can update their own invariant state when another consumer was
active.
commit 0bdcce2e4541c6e441c44aad49254ad3093cedb2
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 26 14:30:46 2006 -0700
Note alignment requirement for i915 3D (texturing).
commit c3666a968b1cfac61b7867874d5fbe2acd894720
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 26 14:30:25 2006 -0700
Don't write unused values beyond the end of scale_units array.
commit 3ab9f5a4a8cd62c8a8c2a09d3d105adbe815a83d
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 24 00:26:09 2006 -0700
Move vbeInfo out of the driver struct to the one place it's used.
commit df14838eb5d0a056f663d9f12bd8b5c25cf97330
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 24 00:18:33 2006 -0700
Remove dead memsize reporting.
The calculation no longer made sense, as we don't use the BIOS for mode
selection.
commit 3a6104ab89b159241845314ccf88fa62da14cf7d
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 23 19:15:30 2006 -0700
Remove disabled I830DetectMonitorChange().
This used to be called when switching back in to X. It might make some sense
to detect monitors at this time (it happens to occur at resume time, when
monitors are likely to have changed), but it should probably live in either
userland policy with RandR 1.2 or RandR 1.2 XFree86-DDX generic code.
commit 88c12f577f80fa132ec45cdf456d8060f2ece4fd
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 23 18:57:57 2006 -0700
Move LVDS initialization and blacklisting damage to the LVDS support file.
commit 2631014e9d5b2e64908ea413729eb5fd819b17fc
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 25 12:21:44 2006 -0700
Clean up the SDVO code.
The main change is to send SDVO commands using data passed into the send
command function, and receive responses into memory passed into the read
response function, rather than stuff things in/out through dev_priv->sdvo_regs.
This lets us use structures to represent some arguments, which results in a
nice cleanup (and 100% fewer arguments named magicN as a side effect).
Also, the mode set path is changed to not do any preferred input timing
work. We weren't doing anything legitimate with the results, since we didn't
modify the CRTC timing appropriately, so now we just stuff the CRTC timing into
both and hope for the best. This should probably be revisited later.
commit ddb986e54f5320359abac06f512f2d3f446872db
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 24 17:47:58 2006 -0700
Nuke trailing whitespace in SDVO code not already cleaned up.
commit cd2f0d948a6cae61b0d77d2c7184ed8d695be8c3
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 24 17:47:47 2006 -0700
Clean up SDVO code, moving the private structure internal and cleaning up caps.
All the SDVO code should now be in lower case rather than StudlyCaps.
This also adjusts the I2C setup to create a bus per SDVO output we set up.
The previous setup with shared buses was failing in some circumstances, which
is probably due to the lack of refcounting in xf86i2c.c.
commit cd9c6e29146e1debaba4b0b9ad0d241f07bdbc14
Merge: c5cca4c eec5580
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Oct 24 16:53:46 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit eec5580cefffc293bf547372ab63b2fedaef4a83
Merge: 53c28b3 a91c0cb
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 23 14:52:55 2006 -0700
Merge branch 'overhaul' into modesetting
commit a91c0cbab5de51885bfce7c7dce76f82c1b19553
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 23 14:30:38 2006 -0700
Add work-in-progress integrated TV-out support.
This is the TV connector on board for the 915GM and 945GM.
It is currently not hooked up to output initialization as it's entirely
untested. However, I think this is a reasonable starting point for getting
TV-out actually working.
commit 7d67324fa3a5b5cf0227550316c366752fe4abfb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Oct 23 17:29:17 2006 +0100
Add some MergedFB checks for accelerator limitations
commit 20d263805a365be548279758bc39d027d6e56d63
Merge: 8548fa5 5ac927d
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Oct 23 14:24:41 2006 +0100
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 8548fa53746c9886eccfb67d022136471d8f3316
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Oct 23 14:23:29 2006 +0100
Fix manpage to report 8160 instead of 6144 for LinearAlloc.
commit 5ac927d6f05ba6f9608d7e758cbac66e8b3a9db1
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Tue Oct 17 13:27:40 2006 +0200
Don't crash if SetCursorPosition is called with pScrn->currentMode == NULL.
This allows the driver to work with servers that don't have the fix for this
that was only recently pushed to git.
commit 8149681f2eac0af3b70a9457c5204e17da56142b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 16 16:51:04 2006 -0700
Add a per-output mode-valid method.
This is currently disconnected, but will be used in more overhaul work.
This should be where any output limitations, such as clocks, resolution,
scaling limits, or other options, are validated. Other limitations, such as
chipset resolution limits, CRTC clock limits, etc. should be elsewhere.
commit c5cca4c20ae6b519e3b021a9d90809c1b3d1facb
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Oct 13 15:31:43 2006 -0700
Advertise textured video adapter first
commit adae75ef2f8a655a699e982ca8f26b934dbe950a
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 13 17:10:27 2006 +0100
Make VIDEO_DEBUG into a configure option
commit 1d4cfaa391ac41099de11b8f3b21e5eb56543909
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 13 13:55:10 2006 +0100
Bump to 1.7.2
commit cd9e51cd3ab0b36d2f97dfc6d8850dafe169c221
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 13 13:54:31 2006 +0100
Ugh. Turn off debugging.
commit 334aa062c333f2c59bc40e1b9239d3ea71c88a8f
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 13 12:59:30 2006 +0100
Bump to 1.7.1
commit 8045a7a0af1b276cd7f46ce99d034fd5d503e67c
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 13 12:53:53 2006 +0100
Fix bug #8553 & #8542 - suspend/resume regression from 1.5 driver
commit 6596333b077a692c669f8cb4ae32e145f8da6731
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 13 12:48:16 2006 +0100
Fix some warnings
commit 1838671476875e9f5b3dde235eacf9fb43afb66c
Author: Eric Anholt <eric@anholt.net>
Date: Tue Oct 10 12:41:01 2006 -0700
Only disable the output when marked disabled.
Also, remove a couple of dead variables.
commit 4198f1216eb13b30d1e92d4395e98861f4324c38
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Oct 10 15:50:10 2006 +0800
Mark current ps kernel is experimential with little test.
commit d485c1f2de11db92b515690fbe38b6aeb6207605
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Oct 10 14:11:35 2006 +0800
Use sf_prog.h instead
commit 2591c1fcf15608d96031be4760cf08534461ca34
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 9 14:20:49 2006 -0700
Fix LVDS restore path, and move pipe assignment for outputs to the right place.
commit 09e3d10b0ff69d180467fa9099d12da08e4f681b
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 9 13:09:18 2006 -0700
Add a function for describing the output connection configuration.
commit 317cc119c575650c1aa8bf992a0f42bdfffcd7ba
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 9 11:49:18 2006 -0700
Move per-output mode setting code to per-output methods.
This is not a very clean interface, as a number of outputs require tweaks to
the DPLL registers. When possible, the DPLLs are just adjusted in the
per-output post_set_mode, which happens just after the DPLL is enabled.
However, this seems better than the previous method of having all outputs
programmed in the same function.
commit 53c28b3980d2682de830e8f86553ccad71527ac1
Author: Adam Jackson <ajax@benzedrine.nwnk.net>
Date: Sat Oct 7 11:18:26 2006 -0400
Expand the check for AOpen Mini-PC.
Just match on subsystem vendor, don't bother inspecting the subsystem device
ID, since apparently they're all busted.
commit bf3820f1f505649ac0730add23d97d6de3f6d22c
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Oct 6 21:57:26 2006 -0700
Compute LVDS resolution from server DPI and native panel size.
I was unable to find the native LVDS panel physical size in the BDB
information. I would prefer to report accurate information through RandR if
possible though.
commit c7a23908a0ef45b14b438f656a5f15582bfcbc1c
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Oct 6 13:35:39 2006 +0100
Fix server regeneration problem mapping the aperture
commit d649fb0d964a9b40b8e04314b5fc14bbbfd41bc3
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Thu Oct 5 22:46:07 2006 -0700
Don't require MonitorLayout when two monitors are plugged in.
With randr12 working, we can just leave the second monitor off for now.
commit 9bb7736ab36f172db58703c4664bb1b0cd7f80c3
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 5 16:02:02 2006 -0700
Remove checks for output privates in various bits of code.
Now, the output is only set up if it fully initializes, so it will never exist
if the private it requires doesn't.
commit ada8f62da263d1e93e22df4e0b1149bf1dbe24d4
Author: Eric Anholt <eric@anholt.net>
Date: Thu Oct 5 15:55:07 2006 -0700
Give each output type an init method in its file, making other methods static.
commit 0a5504e59f90abecedd81a8435b88a60fe098f29
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Oct 5 09:11:29 2006 -0700
Fix DPI at startup in RandR 1.2 code.
Use requested monitor resolution to compute the appropriate screen size when
resizing the screen during RandR initialization.
commit 4ac81d58b7e0fbffbb4981deffe6a576be821a9b
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Oct 4 23:22:52 2006 -0700
Remove mode origins, add preferred mode count.
Just tracking changes in the 1.2 protocol spec.
commit 103b4edce7859ddf58f3e1fadeb427a5e85c7acd
Author: Eric Anholt <eric@anholt.net>
Date: Wed Oct 4 15:00:19 2006 -0700
Move the save, restore, and DPMS per-output settings to per-output files.
commit 16988b27258acfe3d56fc2415aa9ade1ae8d03a9
Merge: cc4148e 5a06000
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Oct 4 18:44:43 2006 -0700
Merge branch 'modesetting-guitar' into modesetting
commit 5a060002487e16c53dc96e32af72cd1bfcf6a227
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Oct 4 18:43:07 2006 -0700
Add mode origins for randr
commit 07cdc60be8ebe5d0c21149f3cd2aeb8fed05022a
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Oct 4 11:05:30 2006 +0100
Fix bug #5795, VT switching fails because of a bad test on some platforms.
commit 8da10d15f84ccc992b828546af5ba0d848e7263e
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Oct 3 22:00:14 2006 -0700
Enable XV_PORT attribute even when not in Clone mode.
As Clone mode is now something that can change after server startup, always
enable the XV_PORT attribute as we cannot change the list of reported
attributes.
(cherry picked from 1bc1cedbcdf6ea4d2a3e8b07b553ac50b3c126f4 commit)
commit cc4148e25dc226cb1365e090db21f01b77cb3cbe
Merge: 1bc1ced 3e6f81f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Oct 3 22:00:41 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit 1bc1cedbcdf6ea4d2a3e8b07b553ac50b3c126f4
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Oct 3 22:00:14 2006 -0700
Enable XV_PORT attribute even when not in Clone mode.
As Clone mode is now something that can change after server startup, always
enable the XV_PORT attribute as we cannot change the list of reported
attributes.
commit 33629ed304b64e45d5640397bd1807c5a98907d1
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Oct 3 09:39:22 2006 -0700
Always register list of modes for outputs, even when disabled.
commit 3e6f81f70f65a5ba6b5c3a4e0eeaf67776a5f54d
Author: Eric Anholt <eric@anholt.net>
Date: Mon Oct 2 09:53:57 2006 -0700
Move cursor base address register setting to a separate function.
commit f337eea9e73cbf5c71d07df50d2e5b661a1f34cf
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Oct 2 11:16:42 2006 +0100
silence warning
commit 2b9bdd8a4021231e4b5f4c5831a46c9ff1e38081
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Oct 2 11:12:23 2006 +0100
bump to 1.7.0
commit eca082ca0fec12973a4dbb0106b841136b5b6cdb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sat Sep 30 13:44:43 2006 +0100
Missing gamma bit
commit cece9a455b54ab184a3277c164ee6dfa65b70f48
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sat Sep 30 13:27:27 2006 +0100
Fix issues with Xv locking up the engine. bug #7915.
commit 2013b839de3733fd12becb2cc3c1daadde329eb4
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Thu Sep 28 13:49:44 2006 +0200
Always call I830UpdateXineramaScreenInfo() unconditionally, and document why.
commit 92c5020bbd31e02c7224798a8f094d237afa19a0
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 13:55:52 2006 +0800
Fix picture's transform checking
commit 518802843284973f1f86132afd805c0e662e1ba6
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 11:15:33 2006 +0800
Fallback in mask picture for now
Do it later after finish wm kernel program.
commit 25ff5baad95c205c7c690da72fc0f252b3ed9289
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 11:09:52 2006 +0800
Fix compile, add wm header file.
commit c3a49b5123d094280b5ff358ceef961958319ce4
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Sep 28 10:36:00 2006 +0800
Add simplest wm kernel program for no mask picture composite
This is a try to use new gen4asm language, and will finish
composite program for mask picture with or without CA case later.
commit 6ea16bf6b06c8b3aed4d2c98679ab28304d1b56c
Merge: fdb6de6 b970166
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 27 16:38:01 2006 -0700
Merge branch 'master' into modesetting
This reverts most of the mergedfb code. This will instead be done in device-
independent RandR code.
Conflicts:
src/Makefile.am
src/i810_driver.c
src/i810_reg.h
src/i830.h
src/i830_cursor.c
src/i830_driver.c
src/i830_modes.c
src/i830_video.c
commit fdb6de663579d3b9f31bf9e8a93430b8505ca73f
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 27 13:59:41 2006 -0700
Re-disable broken load-based CRT detection.
commit 1407a42c7378706644fd8be554b43b0e7b581011
Merge: 25890ec 4bd3b89
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 27 13:33:23 2006 -0700
Merge branch 'randr-1.2' into modesetting
commit 25890ecda9fd00fad9bc53dea83fc58e0013fcdf
Merge: 965609f 117ff04
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 27 13:33:17 2006 -0700
Merge branch 'acpi-hotkey' into modesetting
Conflicts:
src/i830.h
src/i830_driver.c
commit 117ff04b504578a24dff70659e2db1b81aaa1177
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 21 17:03:34 2006 -0700
Attempt to make the ACPI hotkey support a little more modesetting-compatible.
Previously, we watched for the BIOS to have changed the layout, and repaired
the resulting configuration. Now, we request that the BIOS make no changes,
but leave a note in a register for when the key has been pressed. When we
notice this, we reprobe monitors and turn on/off the things we find.
This is a temporary solution until we can get the hotkey hooked up as an
input key to external applications to control the change using RandR 1.2. It
is also untested as neither of my laptops do anything with the hotkey.
However, this code does result in many fewer BIOS calls.
commit fe691953f08b4d299295f91450412404ba42810b
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Thu Aug 31 18:35:10 2006 +0200
Store viewport limits of both pipes in SAREA.
This allows DRI clients to determine which pipe they should synchronize buffer
swaps of each window to.
commit 06c5f7bd076e9ba4b925e061a40b837714bc8267
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Wed Aug 30 19:45:33 2006 +0200
If the DRM can handle it, enable vertical blank interrupts for both pipes.
commit 89cbc6e215a5f313ccc17370424c35630cf75892
Author: Michel Dänzer <michel@tungstengraphics.com>
Date: Thu Aug 24 10:30:27 2006 +0200
Only enable the IRQ after DRIFinishScreenInit.
This makes sure we've been assigned a context ID, so the interrupt context
won't mess things up if it grabs the HW lock.
commit 185df8a18102eea79b8c8e11304dfee148ac2002
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Sep 27 16:48:43 2006 +0800
Add mask sampler state
commit 1422d4f04ac2d57899eee91f6522f8670f7263da
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Sep 27 13:54:14 2006 +0800
change some src sampler states
sampler for mask should also be set up, and fix
default border texel.
commit 6614b4bda2e079fd1e56e0825894481b80e2df58
Merge: d6ca9fe b3ddcf3
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Sep 25 12:04:01 2006 +0100
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit d6ca9feb78a9211758510751bbf47013caabff49
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Sep 25 12:03:27 2006 +0100
Fix bug #7943 where video flickers when changing
attributes. This code was a leftover from testing lockups
and shouldn't be needed anymore.
commit 52a4f2a02b8f38108bfa866bf74b1596b8125512
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Sep 25 14:35:51 2006 +0800
Add file for i965 exa composite
This does not include ps program, which will be added
in g4a form.
commit f272f0d811f9ee059e8f8617a516e6c8bff917a1
Merge: ff202f8 b3ddcf3
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Sep 25 14:15:21 2006 +0800
Merge branch 'master' into exa
commit 4bd3b89c73b6c5aa9b0eb553ad5d553ee0e8a489
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Sep 23 16:41:38 2006 +0100
Oops, duplicated CRT-redetect code.
commit c34490bbda6604a21809d15c798607806fa6c725
Author: Keith Packard <keithp@neko.keithp.com>
Date: Sat Sep 23 12:00:43 2006 +0100
Construct default monitor description for hotplug non-DDC monitor.
When detecting a monitor that doesn't support DDC, construct a default
monitor with "sensible" values instead of using whatever the builtin LCD
screen uses. Clearly we need a way to set the monitor parameters when we
cannot detect them.
commit 965609f6fa63e28e5a28128f5bc44f8c4d7b9f68
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 22 09:51:45 2006 -0700
Restructure i830_bios.c so we don't leak a copy of the BIOS per generation.
commit c52242c22779a51aa12b18a7a589080ce44c8484
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 22 09:41:07 2006 -0700
Remove some dead code related to clock ranges.
commit c2446be9b444b16c95f78dab17bf130f9f491ee2
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 22 09:38:11 2006 -0700
Remove the GetDevicePresence BIOS call which just printed BIOS information.
Because we aren't using the BIOS to set modes any more, what the BIOS thinks is
present is probably even less important than before.
commit b6ba268d0d5f22c6a18ce45416452fce83438620
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 22 09:31:37 2006 -0700
Remove the no-longer-connected VBERestore option.
commit 20956a5d6f1eb518717a680e58938f31461ca5e4
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 22 09:27:30 2006 -0700
Remove unused display{Attached,Present} fields.
commit 2cd28be71472d67956f47c7d49283ebabefa089a
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 22 08:55:55 2006 -0700
Remove empty SAVERESTORE_HWSTATE code.
commit ff202f8e2ae4117b464c94047001023d5d0531cc
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Sep 22 15:02:19 2006 +0800
Fix a typo to mark sync for XAA.
This should fix the scrolling screen corrupt in
XAA method.
commit d87d1f5bb0475c6f651fcb7e2cab2a7d46edcc69
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Sep 22 02:20:35 2006 +0100
Remove BIOS from non-BIOS related names.
Lots of names included BIOS for no apparent reason; as we try to eliminate
BIOS calls from the driver, these only serve to confuse us.
(cherry picked from 8e5d280d94ad3d3ba3c75871c17abec9da62ed34 commit)
commit b3ddcf3348365873aed4a2b8b2750b330fb4cf26
Author: A Costa <agcosta@gis.net>
Date: Thu Sep 21 23:18:43 2006 +1000
Typo fix in man page (Debian bug #364559).
commit 4820caf46e050761d9b347b8a440381e1b1f4727
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Sep 21 01:47:27 2006 -0700
Make planeEnabled track pipes controlled by randr.
Also add code to deal with disabling pipes.
commit c11c445bdeac34253b48192a5d406b55ff8b2be7
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Sep 21 01:23:10 2006 -0700
Consistently use Cursor A on Pipe 0 and Cursor B on Pipe 1.
Mixing random cursors and pipes didn't work very well. I'm left wondering
whether the palette stuff will work on pre-9xx series hardware though; it is
special cased everwhere else.
commit 4a8b9515e914369e1faf1dca6b11204b233c73ee
Merge: 18a510b bdca869
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Sep 20 22:46:55 2006 -0700
Merge branch 'modesetting' into randr-1.2
commit bdca8697cc6ac5a98e0548b2ce2e0032e9bcfa52
Merge: d9db5ec daade50
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Sep 20 22:46:42 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit 18a510bf9af2f288c0e94359f672775d6e9c9ab2
Merge: f6500e9 d9db5ec
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Sep 20 22:45:48 2006 -0700
Merge branch 'modesetting' into randr-1.2
commit f6500e94fec0d6db8c1f1350bee1d137bf06a09e
Author: Keith Packard <keithp@guitar.keithp.com>
Date: Wed Sep 20 22:38:55 2006 -0700
Update driver for RandR 1.2 X server API.
This is not entirely what I'd like to see, but it's at least functional.
Limitations:
Can't disable/enable crtcs
Can't move outputs on/off crtcs
But, it does handle monitor hot-plug, detecting changes in VGA and SDVO
status on-the fly. Which makes for good demo material.
commit daade50ca271d1cdf236bbe84afade85d4111ac9
Author: Linus Torvals <torvalds@osdl.org>
Date: Wed Sep 20 12:07:09 2006 -0700
Add standard C headers to fix build on some systems after xf86_ansic.h removal.
This appears to have been hidden for others by header pollution in X Server
headers.
commit 1681fe6bb041385e5aefb11baa9afd1f614abc5b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed Sep 20 09:36:02 2006 +0800
Revert "fix default tex wrap mode with clamp"
oops, we've set border color to all zero, which should
give us transparent in RepeatNone case.
commit d9db5ec6866555ec13ba3ddabb1516eb45637afa
Merge: cbaf3cf e3f4caf
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Sep 19 16:03:04 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit 5adb05f0b82ee3a168142d803ab3434f75cf15a3
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Sep 19 17:14:05 2006 +0800
fix default tex wrap mode with clamp
we don't set any 'default' border color,
default tex wrap mode should be clamp to edge.
commit e3ab89b0327ef6ff790ab53bba29c721aef032cd
Author: Eric Anholt <eric@anholt.net>
Date: Tue Sep 19 10:27:36 2006 +0800
shader program fix for component alpha set
If CA is set and blend op needs src alpha, the src
value is not needed and should be (src.A * mask.X).
This is found in handling exa magic two pass composite.
commit 37429c3ecb97df8faf0f3f56128d7a2b22eb8a5e
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Sep 19 10:08:31 2006 +0800
misc cleanup
commit e3f4caf40708478ef327b029d0a75944c51ea905
Author: Adam Jackson <ajax@benzedrine.nwnk.net>
Date: Fri Sep 15 13:51:18 2006 -0400
Add model-specific tweaks for some funky 945GM boards.
For the Aopen Mini-PC, ignore the claimed attached 800x600 LVDS panel.
Likewise for the Apple Mac Mini, but done slightly differently since it
shares PCI IDs with the Macbook Pro.
commit bd758030a6a59af32f9d73655cb691e018e94a7d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 14 11:12:03 2006 -0700
Add a compile flag to enable syncing after each operation in EXA.
This replaces other debug sync options sprinkled around the EXA code. It
doesn't change the mis-rendering of text on the 915.
commit f46c70e877a3432ba23696e1a16d5906183876af
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 14 10:05:51 2006 -0700
Add a note on maxX/maxY for the 2D rendering.
commit ce00db054bf0b7f62ff0be312d7e3470141922dc
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 14 10:00:06 2006 -0700
Replace a couple of mis-uses of the screen's bpp when the pixmap's was needed.
commit 71c2dd63361be9616c77db80a93445307d63dd41
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 14 09:54:19 2006 -0700
Replace duplicated sync code in exa with a call to I830Sync.
The I830Sync version has additional code for the 965.
commit 564c830a91afda76706a8c4c2f3287d0b8d514e9
Merge: bf49084 b970166
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Sep 13 16:34:10 2006 +0100
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit bf49084ad700f064b732bf39a163209eee1d6845
Author: root <root@jetpack.demon.co.uk>
Date: Wed Sep 13 16:32:39 2006 +0100
bump max Xvideo height to 1088 to cope with some players.
commit 59ce4180b95270432540624a1fdf7ae8dd18a7f3
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Sep 11 22:57:23 2006 +0800
reimplement Solid function
Replace COLOR_BLT_CMD with XY_COLOR_BLT_CMD, by which
device would care for direction and provide a (x,y) coord
interface. This fixes pixmap artifacts even in no composite
case.
commit 2b9c87bbf8ee5f7f56631114eb98303cd80e4a48
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 8 11:14:05 2006 -0700
Remove xf86_ansic.h usage.
commit b970166eab95ac024ff481b0f5fd9aaf3644aabf
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 8 11:09:19 2006 -0700
Fix a compile failure from the last commit.
commit 2b7602847aa7ae9b4e88fbea070710695d2cb8a4
Merge: e4cdc42 b45f4b5
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 8 11:02:41 2006 -0700
Merge branch 'exa-origin' into exa
Conflicts:
src/i915_exa_render.c
commit e4cdc42a98dd1be74e5c2bf5d9566f7449523b14
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 7 10:32:02 2006 -0700
Remove another debug printf.
commit 099be52a3bb52516fb5e8d56c154a4d6b6707e09
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 7 10:28:09 2006 -0700
Re-remove xf86_ansic.h, and move copyright to the top of the file.
commit 4ad577f83f7190df4d64e66fbf7c515ee6f411ce
Author: Eric Anholt <eric@anholt.net>
Date: Thu Sep 7 10:24:23 2006 -0700
Remove the UTS/DFS implementations that just match the fallback versions.
commit 8b9d7a5f8560ee55ca5cb5376517a4246cd79fb9
Merge: 6500a3a 1e6e288
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Sep 7 17:45:57 2006 +0100
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 6500a3aa134e11a75b7ddaf7fff253003b223241
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Sep 7 17:45:28 2006 +0100
When in MergedFB mode, fix offscreen memory allocation.
commit c378328ece701756ddca966eb108e2b1f5c3ed6c
Author: Eric Anholt <eric@anholt.net>
Date: Wed Sep 6 11:15:17 2006 -0700
Remove a debug printf.
commit 1e6e288b8826789f3b2520d12426ff7852a67ccd
Author: Eric Anholt <eric@anholt.net>
Date: Fri Sep 1 16:47:17 2006 -0700
Add a check for intel-gen4asm, and rules to compile {wm,sf}_prog.h using it.
This adds assembly source for the two programs used in the textured video
implementation on the 965, which should make them easier to modify in the
future. The compiled versions are also included, so that intel-gen4asm isn't a
build requirement for people that aren't modifying these programs.
There are minor differences in the compiled versions of these programs compared
to their previous versions which were compiled with a different tool. I
believe the changes should be harmless, and video continues to work on my
system.
commit cbaf3cf74bd420533d299c4113761ec536097e33
Author: Keith Packard <keithp@neko.keithp.com>
Date: Thu Aug 31 18:25:21 2006 -0700
verbose debug message for panel sync data
commit 1feb733eb8b09a8b07b7a6987add5149c53b0157
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 29 14:54:15 2006 +0100
Fix bug with probing info of DFP2 and LFP2 connected
devices (Aaron Ridout)
commit 26e6c074c17b2d4e9b9f165468ad45a3b0ecc0ef
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Aug 28 11:55:38 2006 +0100
Fix SetVBlank to operate all the time
commit b45f4b54b189a496255ddae12af38fc4c4408a51
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Aug 25 16:23:18 2006 +0800
Making render log a little quiet in normal
commit 6f0d352b83fc9f39dd86edbda9af83243b50c764
Author: Ross Burton <ross@burtonini.com>
Date: Thu Aug 24 18:16:42 2006 -0700
Bug #7957: Fix distcheck.
commit cc79b3ec19a7e858972228a270ef774041eb8946
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Aug 24 10:28:59 2006 +0800
Current 915 render operations for 915G/945G only
commit 078af29fa65653c5322b006404f7ad29aec24cce
Merge: 7458a6a ea63e82
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Aug 24 10:23:22 2006 +0800
Merge branch 'master' into exa
Conflicts:
man/i810.man
src/Makefile.am
src/i830_accel.c
src/i830_dga.c
src/i830_driver.c
commit ea63e82ef417a9918e7d7105910a8ddeba2994f6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 22 16:40:08 2006 +0100
fix typo
commit b7e57deebbda527e878326cf3e6358c0a48d7817
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Aug 22 19:38:13 2006 +0800
pci id update for Crestline
The "Crestline" banner should be replaced with official
name later.
commit dc4128ea0781124984dee0cb41e7b6ee87e362a1
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Aug 21 12:13:42 2006 +0100
remove GL* usage
commit dad0e7fc09fa7794f20278d9d99abd96a21b691e
Merge: 361c49a 43daaec
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Aug 21 12:08:01 2006 +0100
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 361c49ad3cfe58b9ab98dfb6e95de505c0d63730
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Aug 21 12:07:29 2006 +0100
Fix bug #7930, i810 doesn't compile without DRI
(Samuel Thibault)
commit 43daaec63929c1f0e54a5125375d8147629da4b9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 17 15:57:31 2006 -0700
Bug #7905: Mark DRI state as dirty in 965 textured video, fixing hangs with 3d.
commit cdcc6f23e8cad797e6cfd57e2ff454ec8509b5ba
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Aug 16 17:16:28 2006 +0100
Disable device check when mergedfb in operation.
commit a94c96abf90c691faecbebf0c8d08f8010bc67ef
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Aug 16 17:15:26 2006 +0100
Fix bug #5150. Disable LVDS usage on i915G, i945G and i965G.
commit 2a4e486d2990af433e915cfa26dc57cae02e01b7
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Aug 11 11:07:08 2006 +0800
Fix undefined alloc type for agp memory
This shuts up the nonfatal warning that type 3 for alloc agp
memory is undefined for intel-agp.
commit 4cfed93df6b23903704348cafe050a6546e84479
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 10 15:41:32 2006 -0700
Bump to 1.6.5 for release.
commit 38e7e48418cd48a46e48f5bc8a6547721db8f76d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 10 15:38:14 2006 -0700
Fix README typos from in the generated file.
commit 975e60261088dee124b329d28c64e508bce1f90b
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 10 13:49:43 2006 -0700
Bug #7829: Fix reported driver version.
The driver now reports itself as the PACKAGE_VERSION from autoconf. The DRI
DDX -> client interface version is dissociated from this so that we can do
appropriate major/minor versioning of the interface that's not tied to the
package version. Bumped the i830 ddx dri version patchlevel to note the
fix in the previous commit.
commit 820e9a22fdb759cbdaac4a488322825bc0908b0d
Author: Eric Anholt <eric@anholt.net>
Date: Thu Aug 10 13:37:18 2006 -0700
Bug #7835: Restore unused fields in I830DRIRec to avoid i915 DRI breakage.
As it was, 1.6.4 broke compatibility with the released DRI driver.
commit caa3b35cd772fc75d65a7ff791f00addbb39a764
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 9 16:11:30 2006 -0700
Correct typos in README source.
commit 2a7426cf138e518a5eafb40f478359160a7ec98b
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 9 15:47:09 2006 -0700
Clean up warnings.
commit 24e59a0daa20b7c3e5028c9ca7972052801d02a1
Merge: bb60807 32f1199
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 9 14:19:06 2006 -0700
Merge branch 'textured-video', bringing in fixed-up i915 textured video.
Conflicts:
src/i830_video.c
commit bb6080735efc40e103e92b65d0c2f1f729156632
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 9 12:21:16 2006 -0700
Bump to 1.6.4 for release.
commit 3ca14275d13b1261b69b0e3fda90a112cb567472
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Aug 9 10:35:57 2006 -0700
Add missing headers to i810_drv_la_SOURCES
commit 309374f78df35207b1398e14bba986fb891f3643
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Aug 9 10:30:41 2006 -0700
Use double quotes to avoid sgml syntax error
commit dca9f856ca21e63abeb87e4ef2c40944c26d4429
Author: Keith Packard <keithp@neko.keithp.com>
Date: Wed Aug 9 10:29:59 2006 -0700
Reformat README
commit b19ea222727ed47b69d28a03242c09d3a6ab2673
Author: Eric Anholt <eric@anholt.net>
Date: Wed Aug 9 10:01:29 2006 -0700
Update the README.sgml file for the upcoming release.
commit f8b47f607297e0591b63e5f25296af07ee74f433
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue Aug 8 16:19:51 2006 -0700
Update manual page to include i945 and later details.
(cherry picked from 7833d0733bc146cf1ae7f588516c49797886b396 commit)
commit d150b53d102c511f3c9245ef1f6fd36c12b01ca3
Merge: bb65a4d bc5f565
Author: Eric Anholt <eric@anholt.net>
Date: Tue Aug 8 15:51:58 2006 -0700
Merge branch 'i965', adding i965G support.
Conflicts:
src/i830_cursor.c
src/i830_driver.c
commit bc5f56568021d8c63313e2b6bf30710e7516c04a
Author: Eric Anholt <eric@anholt.net>
Date: Tue Aug 8 15:48:04 2006 -0700
Intel bug #49: Fix video output at 32bpp by using B8G8R8A8 instead of B8G8R8X8.
While here, don't overallocate video memory for the i965G state.
commit c3b3d479788fcea7e543f29acf83c85b8b148fbe
Author: Alan Hourihane <alanh@tungstengraphics.com>
Date: Tue Aug 8 15:28:14 2006 -0700
Intel bug #35: Fix accelerator syncing with DGA.
Fixes glitches seen with Mark Vojkovich's "texture" demo.
commit bc12208f6e145ec29c3ebe38ae04dc2ebca1b4cc
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Aug 7 13:27:00 2006 +0800
Disable error register dumping in dri TransitionTo2d. This's for
debug which might confuse QA.
commit bb65a4dc55b416437d61ccbee8b6056fe8e08357
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 14:51:18 2006 +0100
bump to 1.6.3
commit 37644293da751bfc7268c9fc74ecda1044607dee
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 14:42:32 2006 +0100
check for xineramaproto
commit 3661d4df86db012682ab4b393287aa02e9fc8453
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 12:25:03 2006 +0100
Re-enable monitor detect after a few fixups.
commit 995b142f510d1daab3914d336f3c0d017a043b41
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 12:01:39 2006 +0100
Disable detecting of new monitors on VT switch.
It's doesn't always work. The modesetting
branch will deal with hotplug displays correctly.
commit 8e5844bbf9c8880c9eb6eff29b6db2db06b01933
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 11:43:10 2006 +0100
bump to 1.6.2 to indicate mergedfb support
commit 421b415e23c1ddc78837cd222167d6ed71a3ef88
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 11:28:42 2006 +0100
Fix a build problem.
commit e4f63eaf5efb654121db148f2f8e32cc3b23b6b5
Merge: 633a683 e26f3e3
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 11:07:56 2006 +0100
Merge branch 'master' of git+ssh://xorg.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 633a683a4adcb9a44a54519fd7ff66aab2d12f97
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 8 10:23:29 2006 +0100
Ensure palette is updated in mergedfb & clone modes
commit 71e3e2d4e3b2a2c538fe6f1cea41f442fdb8d756
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Aug 4 20:39:50 2006 +0100
Fix a problem creating the I2C bus for the SDVOC
interface, due to a name match with SDVOB.
Bus names must be unique.
commit 0fd4831fdcf4c8f43d80c66e43eff8942f89b324
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Aug 4 00:21:53 2006 -0700
Disable dynamic front buffer mapping on i965.
Moving front buffers should only be necessary for rotation. Currently, the
server isn't ready for it, and the method attempted to work around it caused
crashes with DRI. Since i965 doesn't support rotation yet, this should be
harmless for now.
commit 8d0a5138503586cbf980eb9464f2db91b72509c7
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 19:16:59 2006 -0700
Add parenthesis so that IS_I965G doesn't make the test pass for 8-bit.
commit aa69018c01d2fa963fb940718dbd653d6ca2c9eb
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 19:12:15 2006 -0700
Turn off video debugging now that it appears to work fine.
commit d15f87110807111ab7d71f1254ebe3dfef1fee80
Merge: a79aa0d d56ffa5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 19:08:34 2006 -0700
Merge branch 'broadwater-video-rehash' into i965
The previous merge wasn't done on a synced-up tree, and missed necessary
changes.
commit a79aa0d7b27b0b9b032472776d7dda410fd66a98
Merge: 760021e f9e94c1
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 17:58:56 2006 -0700
Merge branch 'broadwater-video-rehash' into broadwater
Conflicts:
src/Makefile.am
src/common.h
src/i810_driver.c
src/i810_reg.h
src/i830.h
src/i830_accel.c
src/i830_cursor.c
src/i830_dri.c
src/i830_dri.h
src/i830_driver.c
src/i830_memory.c
src/i830_rotate.c
src/i830_video.c
commit 760021e3983f7783900075b8c9603bd4fbe7e0a2
Author: Alan Hourihane <alanh@tungstengraphics.com>
Date: Thu Aug 3 17:08:39 2006 -0700
Add current Tungsten Graphics code drop for i965 support.
commit d56ffa5f35e3cf4262d66469052b2122fdb24027
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 16:03:50 2006 -0700
Bump PS_MAX_THREADS to 32 now that the program doesn't fail.
commit 4525379d95ff292d7322e1a7a516c0bedd1f7543
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 16:03:15 2006 -0700
Make the sampler's payload be the WM payload rather than uninitialized data.
The sampler's payload happens to be in the same format as the WM payload,
though most of the fields are ignored.
This appears to fix the program in the presence of multiple PS threads.
commit ad2c70b4121121f1fb53190ea49edf2323c804a9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Aug 3 12:47:19 2006 -0700
Remove some stale XXX-prefixed comments.
commit f9e94c17c55e4c75802d8574c908744e286e7843
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 21:18:19 2006 -0700
Set the WM scratch space that we had already allocated.
It appears to be required, even if the kernel doesn't use any scratch space.
commit aefa6fdfc5300546caeb64ace14a7854d3dc7dae
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 21:14:14 2006 -0700
Clean up GRF allocation (which was wrong at 16-register boundaries).
Also use PS_MAX_THREADS rather than hard-coding 1 thread, and remove the dead
SF_KERNEL_NUM_URB macro.
commit 7a64e14624514ef31f6fa9f15e8804c45f930212
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 20:48:13 2006 -0700
Crank down the SF allocation and comment on why this is a fine lower limit.
commit bc6a2bb7576a7c1e7971f6d1e0b893b2ada1aaa3
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 20:34:57 2006 -0700
Remove the clip URB allocation.
Previously, the VS was misconfigured and exceeding its allocation, which the
(unused) clip was providing padding for.
commit defe2795429484ffe4c1438bafb86bb5e5469ba9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 20:32:41 2006 -0700
Correct the VS setup, and allocate a correct, minimal number of URB entries.
The VS number of URB entries and URB entry size are always used, even when
the VS is disabled. Similarly, the cache enable bit is always used.
commit b57ccb682cb3dea3e26c6f1b0c709e63dfde0d31
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 19:46:15 2006 -0700
Replace the SF max threads setting with a define for easier tweaking.
Tweak it to 1 for now.
commit 82037a12758c41a304f2e0bbd033d3345cccbe1a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 19:33:28 2006 -0700
Remove CS URB allocation since we don't use any constants.
commit 1d45668d7a42bfa5d7f5bfb68d8bae38bda0936b
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 19:18:20 2006 -0700
We only need 3 vertices to fit in the URB, since we only dispatch 3.
commit a076d35bed6f13cf943a0f8948176aa0c999e2da
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 19:16:03 2006 -0700
No GS URB allocation is necessary when the function is disabled.
commit befa655168fb8dcb6806592eb44f7ac49f191822
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 19:11:38 2006 -0700
Reduce URB_VS_ENTRY_SIZE to 1 as our vertices are under 8 floats.
commit 33acbdca0a0f82725e5bf7887b325726403a6ffd
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 19:09:19 2006 -0700
Remove the VS kernel and binding table.
The VS URB entries have to remain as they're used to store the VF output which
isn't modified by a VS program.
commit aafa48cb85cd03c735fb968a4275c19e1a68cd02
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 18:26:26 2006 -0700
Fix wm prog to correct the ordering of the Cr and Cb channels.
commit bc2c842d93de04d48c7de60482814db346bd0b78
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 18:10:01 2006 -0700
Allocate space for the 965's state at the end of the video buffer.
Fixes corruption in the first few lines of the video.
Based on 1b506798d98d911be733543da2c40cb451a28912
commit 524460ea1f02bb6e8e2239d7763334666012cec4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 17:47:55 2006 -0700
Updated WM kernel to load video and do colorspace conversion.
commit ba896c779c697e1d7458028798ec49013bd9da9f
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 17:47:37 2006 -0700
Updated grf/urb state for WM.
commit e5c572f841b626b8b6f21a6966a33956d3b0b35b
Author: Adam Jackson <ajax@benzedrine.nwnk.net>
Date: Wed Aug 2 20:47:12 2006 -0400
Fix a braino in mode list pruning.
Interpreting the size of the display in centimeters as the size in pixels,
and then clipping the modes list based on that, rarely does what you want.
commit 21b62df7c34217be5dd95985c35e33be11c25846
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 17:36:49 2006 -0700
Move the WM kernel to a separate file.
commit 5d3424492f9586a4c5a28962a9757f48f2c12e83
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Aug 2 17:34:12 2006 -0700
Replace SF kernel with the one from broadwater-video HEAD.
commit 7458a6adb5ea62f56bb3d4ab19ad7d1aa6ad2d19
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 31 10:09:17 2006 -0700
Move MAPSURF_XBIT settings into the texture formats structure.
commit 7ea74843bbdbf54b6804727be9b41d26832c8f76
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 31 10:06:34 2006 -0700
Whitespace cleanup.
commit e71108f1e05b7a8d8edd174eb64edd6cccacbcdc
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Jul 28 10:32:12 2006 +0100
Fix DGA with MergedFB
Turn off rotation support when MergedFB enabled
commit a91a4f95c664f6905fef61dab251707bf2548bb8
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Jul 27 16:11:48 2006 +0100
Fix pipe reversal for Xv
commit ac3ad32f667b306e771617d784648f7111743f1a
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Jul 27 15:28:42 2006 +0100
Calculate allowable refresh rates on the private
mode data for each independent screen in mergedfb.
Lots of other fixes too.
commit 30952e58ed83e2e18d1007f662d2cc9a773c876c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 26 13:42:12 2006 -0700
Limit drawing to the destination pixmap's boundaries, not the screen's.
This shouldn't matter, as miComputeCompositeRegion shouldn't giving us
anything that would draw outside the bounds, anyway.
commit cffd2cd36d0437b38ac8164d66ea71be50b19330
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 26 13:22:51 2006 -0700
Fix hangs when compositing with a mask.
The modify bits in the mask field for sampler/map state appear to actually
be enable bits. So, prepare the state values in I915TextureSetup,
then write the sampler/map state out all at once in PrepareComposite.
commit 96754b822df7ac110a70b2d08dda2ebb299772be
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 26 13:19:12 2006 -0700
Fix a couple of typos from code review.
commit e786e2f9f3a4df31702736db6f68a44c9ebba546
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jul 26 16:45:38 2006 +0100
When detecting new monitors in mergedfb renew the modepool.
commit 8e6e990db34d63174670512f494fa9adb44786f5
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jul 26 10:48:47 2006 +0100
Update Xvideo to deal with MergedFB modes.
commit e26f3e30b30a57ab4aad0267d689a9a5d7a5e877
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jul 26 09:17:52 2006 +0100
Fix a build problem
commit b919db75d2f6dc1019f981534b0d5d87c6029727
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jul 26 09:07:19 2006 +0100
Bump to 1.6.1
commit 9c93d1498fa2363c52ef7fbe97d781560f67acf5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 25 21:17:05 2006 -0700
Oops, partial revert of last commit. Some were obviously not NOOPS.
commit 38d1a5e0dbe059f5c01bd5120a108a386ff10718
Author: Eric Anholt <anholt@leguin.anholt.net>
Date: Tue Jul 25 21:09:12 2006 -0700
Replace some OUT_RING(0)s with OUT_RING(MI_NOOP) to remind me why they're there.
commit fd19b12793f09b6714468556ace875ef36ed9e1c
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 25 11:14:11 2006 +0100
Add mergedfb support to the intel driver with
additional pseudo-Xinerama support.
commit aec88cf4c66833f89afa5f8fa4f8bcf30b2b6b4b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Jul 24 15:46:19 2006 +0800
remove crap blit in UploadToScreen, we should find a more
efficent way and implement blit correctly.
commit 32f1199937e92b9100aba52cbbb97157014e3182
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon Jul 24 15:42:15 2006 +0800
remove an extra '-'
commit 02c5c4cd1dd44058d80ec23cccfd45a13bc3bb2c
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 21 12:54:06 2006 +0800
add copyright info
commit 4f0ad337098eb0bacb1c11bc61d780ac18041e1d
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 21 11:59:04 2006 +0800
fixup segfault in xaa when xaa not initialized in i830WaitSync.
commit 914327f40d07a3f7c069752ce005bf8e21352b03
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jul 20 17:58:07 2006 -0400
Disable drawing to PICT_a8, and turn on support for non-extended repeats.
We don't know what COLOR_BUF_8BIT does, so it's disabled for now while we're
stabilizing the code.
The non-extended repeats appear to be working according to the rendercheck
tests on a8 and a8r8g8b8 sources. Masks continue to hang the card, as before
this change.
commit 45cb032e2b7ac1e4c765fc29a2e4dd0cef19066d
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jul 20 17:34:50 2006 -0400
Use MT_8BIT_A8 so PICT_a8 expands to (0,0,0,a) not (a,a,a,a)
commit fd6d825ae0780f3daf436f4224bf5f177cb8630e
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jul 20 17:25:31 2006 -0400
Move ss6 setting with other immediate state, and ensure that stencil is off.
commit d6d6a44c66446f34b57394e5ea9a8e32917f7569
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jul 20 11:23:05 2006 -0400
Try to fix up the basic RepeatNormal and RepeatNone support.
With RepeatNone, access outside of the drawable should return 0 alpha values,
which is done by using the border color. For RepeatNormal, we use the wrap
mode (which requires that we use normalized texture coordinates).
commit 2b2173c618c080b1678990d65fe49b52bd8001b4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jul 20 11:15:18 2006 -0400
The pixmap's drawable x/y coordinates are always 0, so don't bother using them.
commit 9f1cec83e0aef36c7d3482e62e8f01595f1fd076
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jul 20 11:05:49 2006 -0400
The vertex data are all floats, so write the dest coords as floats.
commit 4737955a62c39177e7a7ce7749a2f20e111afc68
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 21 01:02:38 2006 +0800
move i830 default coord set into I830EmitInvarientState
commit a7e30bb051bc03063fe699473610a57054a64973
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 21 00:56:58 2006 +0800
Take from i915, blend ctl code cleanup.
commit ac34a37cb60d763cbd99b6e2f6fdcb639592b99b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 21 00:52:59 2006 +0800
Take instruction fixes into i830, with indent changes.
commit 3e86bf4273241daa23645f5a8104913e4205a74b
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jul 20 13:43:27 2006 +0800
remove i915 default ctx setup.
commit 5c945bf9eb9f5bedd34d98dcc7abc3f1ea3cb962
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu Jul 20 13:40:39 2006 +0800
Revert "Fix several size error with STATE3D_LOAD_STATE_IMMEDIATE cmd."
This reverts commit 433cb6ba82698676f6f72e09834aba4d64611d54.
commit d5243d1b35ab1db608c81889819e4d4d87048154
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 19:27:53 2006 -0400
The height and width of texture maps are one more than the programmed values.
commit 13e372c2095fde94ae41bea959fba0ad95a59c08
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 16:42:57 2006 -0400
Fix the texture map pitch setting as documented, and as used by the 3d driver.
commit da5efb09d55291ce5bcabff7db8d1490bb5e838b
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 16:36:52 2006 -0400
Fix the alignment padding fix (didn't bump BEGIN_LP_RING count).
commit 36aa43bf73ee1268f0a250788eb637a4123f08eb
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 16:22:46 2006 -0400
Force texture alpha channels to 1 if not present.
commit adce6bd0fc9533156da09da7d029ba0d76606b4f
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 16:21:49 2006 -0400
Add a trailing MI_NOOP to frag shader output for alignment if necessary.
commit 4e409ea44180f7ef2780d70c9d2f54629bbd0fc3
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 15:57:09 2006 -0400
The map bits per pixel must come from the drawable, not the visible screen.
commit 449e4be503c8b938d5bd46ee810244f8bcf54ceb
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 13:34:06 2006 -0400
Correct the DWORD count of several 3D instructions.
commit f1b62d890ca22e12d61f7ef67bc4e35d68cde019
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 13:02:24 2006 -0400
Replace hand register setting with new i915 fragmet program API.
commit 76a316d0cec92a04c8735926a76e76c21f960d7e
Merge: 433cb6b 8480516
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 19 12:31:36 2006 -0400
Merge branch 'master' into exa
Conflicts:
src/Makefile.am
commit baf65ce98abcdd21dff2531a43bb9c5044732c28
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 18 19:42:37 2006 -0400
Re-convert i915 video to new fragment shader API.
Although in the history of this branch it had happened before, this time it's
for real.
commit bb81e8d6c777a5e16b8193c07667fbee8e21203e
Merge: 2a1b3cf 8480516
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 18 19:23:21 2006 -0400
Merge branch 'master' into textured-video
This moves the i915 textured video implementation into i915_video.c to avoid
conflicts in register definitions with i830_reg.h when we use i915_reg.h.
This also means that i810_reg.h's i915 3D regs definitions are removed and
replaced with i915_reg.h usage.
Conflicts:
src/i830_rotate.c
commit 84805167ab8a422966355b9753bfcb4dad802413
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 18 18:27:10 2006 -0400
Convert i915 rotate code to the new fragment program API.
commit 5176d62ba58c100c87f75a4f333d00129d780c99
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 18 16:18:18 2006 -0400
Add an API for programming i915 fragment programs.
commit 148ef9bdd9e0ef3e7ac86b56a8662b53a3ea9168
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 17 22:32:25 2006 -0700
Convert magic numbers to symbolic names in i915 rotate code.
This doesn't cover the fragment shader yet, which we need to make a sensible
set of macros for (at least the basic bits).
Reviewed by: md5
commit 433cb6ba82698676f6f72e09834aba4d64611d54
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Jul 18 17:00:50 2006 +0800
Fix several size error with STATE3D_LOAD_STATE_IMMEDIATE cmd.
Issue texture coord set with proper scale value.
commit 855a9f13cb7fd4f6c489ff280bf389475bbd9bbe
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Jul 18 10:02:47 2006 +0800
fallback in 'repeat' case for now
commit a6d438ebe3cf141a0331e0cd55eb9b5e137a5e37
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jul 17 14:11:19 2006 -0400
Disable spread spectrum clock usage.
The spread spectrum clock generator that improves EMI characteristics for
laptop screens lives in an external chip that is programmed over an i2c bus.
Without correct programming, attempts to use this mode for the LVDS can
result in a DC signal being sent to the panel.
Until we find programming information for this external chip, we should
leave this mode disabled.
commit 16d6263e6518a4a05562e2842ff2d0fdb4710304
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sun Jul 16 20:39:52 2006 +0100
whoops, reverse part of that.
commit 2f50f6d1b1b3fa4fbec98bd8fa5818df890070e7
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sun Jul 16 20:17:38 2006 +0100
move ContextMem out of XF86DRI
commit c7083a267209c93b2a91ef00dea2ca840400d160
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Jul 14 13:23:40 2006 -0700
Bug #7404: Only save/restore VGA fonts and not other VGA regs.
This fixes a hang on the i945 during restore. It appears that saving/restoring
the VGA registers is not important, as we're correctly saving/restoring the
registers we touch within the driver anyway.
commit 49b827605628d3e1a6d4d41447cf46c5f38cc0c2
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Jul 14 14:23:04 2006 -0700
Add a register restore implementation so we don't crash on LeaveVT.
We shouldn't ever need to save/restore the hi/lo frequency regs, as they're
read-only.
commit 6a92a779646ec03a03a3b1f45170b2e705ce8934
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Jul 14 14:20:41 2006 -0700
Don't try to probe on more pipes than we really have.
commit 04d1584737fd0d14e99608a97281fd7b1549ae0e
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri Jul 14 16:14:18 2006 +0800
Current exa render implement for i830 and i915, test on
865GM and 915G. There is issue in picture 'repeat' support.
And also stop recursive behavior in I830WaitLpRing to allow
server to abort instead of system hang.
commit de470aaf5c47f4d2b0f477ac678039ef43af773d
Author: Adam Jackson <ajax@benzedrine.nwnk.net>
Date: Thu Jul 13 19:10:11 2006 -0400
In I830xf86SortModes, catch cases where two modes are equal in only one
dimension, by comparing the areas of the modes. Otherwise, 800x600 would
sort before 1024x600 if it was added later.
commit 22843830ebdd14247aa76d19f89494a56e2ac887
Author: Adam Jackson <ajax@benzedrine.nwnk.net>
Date: Thu Jul 13 17:20:17 2006 -0400
Fix a thinko; would only inject the FP native mode if a mode list was already
found, which is never the case when there's no xorg.conf.
commit 05bcbadd130524694e11e372d54cb419cea566cc
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 11 14:05:38 2006 -0700
Avoid NULL dereference if cursor position changes during a mode change.
commit b65f18b05a5fba506b71293b495cab95197037ac
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 11 13:29:57 2006 -0700
Bug #7443: Respect the user's Modes configuration, and make it more useful.
Now, mode names generated by DDC get names of the form "WIDTHxHEIGHTxREFRESH".
The matching for user Modes lines takes the user Modes as the prefix that
needs to match, rather than an exact string match or "WIDTHxHEIGHT" match. So
one can, for example, specify "1024x768" to get any old 1024x768, or
1024x768x60 to get one of the modes named 1024x768x60.
commit 5a2e04bd1b700a8a6e26136b8831ef5e4d11b565
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jul 11 10:21:51 2006 -0700
Fix crash with DDC when there are no user modes to add.
commit f9499a68da0ce459fed0b29b998678fd81898a51
Author: Luká\u0161 Hejtmánek <xhejtman@mail.muni.cz>
Date: Tue Jul 11 10:13:18 2006 -0700
Make gamma settings apply to the cursor as well, and fix clone-mode gamma.
commit 7068468ac1951bfca0071bb9b1a99df4f37368a0
Author: Luká\u0161 Hejtmánek <xhejtman@mail.muni.cz>
Date: Tue Jul 11 09:51:26 2006 -0700
Add support for adjusting saturation value of overlay video.
commit b1c2ea653502dd8547079e7014b698f241433dff
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 11 08:13:30 2006 +0100
whoops, revert some unnecessary changes
commit 8a44a7acfcadbba2410dca750afc9d32bc83706e
Merge: 584b544 e7723a4
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 11 07:41:27 2006 +0100
Merge branch 'master' of git+ssh://git.freedesktop.org/git/xorg/driver/xf86-video-intel
commit 584b544987be5cf23dce29ddaf3130e59cfe6fa8
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 11 07:40:40 2006 +0100
Add an additional check before rotating
commit b912bf5673e38e03b0b25c2f5d05fe7e26994ba1
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 18:35:20 2006 -0700
Clean up warnings in sil164 module.
commit d75490701cdbf2ab6eab82eaa078790a5fe0aea0
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 18:21:04 2006 -0700
Hook up SiI164 mode setting (just a matter of turning the chip on).
Also adds register dumping in case this turns out to not be enough, and fixes
a couple of prototypes.
commit 426d26ea446d646fa8f561ea0e03c8e4a2c0c315
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 18:19:51 2006 -0700
Fix prototype for SaveRegs.
commit 8d7987d00242020d29a2574ac0c8b6e55cc22112
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 17:34:57 2006 -0700
Move to 4-space indents in sil164.
commit f5a01a2ef02125611d5fb74c20d53d52e544701a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 17:17:51 2006 -0700
Make DVO code light up my sil164-based DVI output, when already set up by BIOS.
commit 23a0ee73bce12f9e0b881af420413aeec4c0517f
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 17:16:18 2006 -0700
Fix modelist with a configured monitor to not begin with all unvalidated modes.
commit 48ba9273ddfb36d3525e19238b94b18c56667c4d
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 15:01:51 2006 -0700
Fix validation when the first mode is thrown out, and print hsync in modelines.
commit 3924ffb7d7b71cb9c6ab9eeb12d0f1b2c26244c0
Merge: 5a8f6a4 f76f94a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 12:12:38 2006 -0700
Merge branch 'dvo-merge' into modesetting
Conflicts:
src/i830_driver.c
commit f76f94a743505da16e121992eb789c1f74eb7673
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 10 12:04:09 2006 -0700
Supply proper NULL-terminated symbol lists to avoid crashing.
commit 5a8f6a486d79f50d2d659e615283289d59f9caa4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Sat Jul 8 15:26:19 2006 -0700
Improve output bus setup to include LVDS setup for pre-i915.
commit df333cc9a848bc2299a52a7613fe4ffdff8038a2
Author: Eric Anholt <anholt@leguin.anholt.net>
Date: Fri Jul 7 13:41:33 2006 -0700
Initial add of DVO support code. Probes my sil164.
This is a mostly-untested merge of airlied's work. The I2C modules are intended
to be moved into the core server or a separate driver module when they're
functional and we're happy with the API.
commit e1064f52b0ff69ea7937897b8c951cc3e32cd752
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 5 16:00:03 2006 -0700
Don't try to probe modes on an SDVO device with NULL sdvo_drv.
commit ffa6ecc18bc54151061d9956f1d12575fc057da3
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jul 5 14:41:08 2006 -0700
More fixes to "choose closest mode for the pipe" code to select correct refresh.
commit dfd7fef457c048c9f0d826e37d91453d9e1485b9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 3 12:01:57 2006 -0700
Bug #7375: Don't double-free the current XF86 mode after a randr reprobe.
commit 5d07ebdf4f23e16fb8f60eafeadc947701e7877c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jul 3 11:59:21 2006 -0700
Only override display size with the XFree86 mode's for actual panel scaling.
commit 48f27ac62128251640a9b1ca54f63376676b47eb
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jun 28 15:07:01 2006 +0200
Replace i830InjectModes with i830DuplicateModes usage.
The remaining functionality of DuplicateModes was OBE, and the name was bad.
commit ce5bd108c55d2378db072617c380514a39672603
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jun 28 14:21:49 2006 +0200
Validate and insert user and VESA standard modes for DDC or configured fallback.
This isn't really tested because I lack a good CRT to test against currently.
commit 367f69f8e7710e53dcd286f1b62506a3276e80f9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jun 28 13:10:02 2006 +0200
Replace xf86ValidateModes usage with a set of custom validators and pruning.
This moves us to maintaining MonPtrs per pipe instead of using the EDID
structure "xf86MonPtr", which is closer to what we want to be looking at when
doing validation. The new validation isn't enough yet -- particularly, we
aren't importing and validating the custom modelines to the pipes when
applicable, but this will be easier than (for example) trying to make flat
panel modes pass xf86ValidateModes through various gross hacks.
Hotplug turn-on/off also happens at SwitchMode time now, instead of at randr
probe time.
commit 9fbd3d8f4befb75ed6f6bd9a9ffe0175626e8785
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 27 23:31:40 2006 +0200
If the panel power registers are all zeroes on Mobile parts, disable LVDS.
This is the case on the Mac mini, which is an i945GM but has no LVDS attached.
Powering on with the power timing registers zeroed would probably be a bad idea,
even if there was a panel attached.
commit 56f7aedd0ad1f5645a90a5509b1263ec6b7b7ee1
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 27 00:37:56 2006 +0200
Fix randr current mode reporting and mode loss/mis-configuration on re-randr.
commit b85f268051a785f90e4c55bd1cac80d673388f16
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 16:26:58 2006 +0200
Fix remaining warning.
commit 6a3f89f4b6035534c7b93a4c05fd704305349785
Merge: 3cdc537 e7723a4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 16:25:58 2006 +0200
Merge branch 'master' into exa
Conflicts:
src/i830.h
commit 3cdc53797bf6fdbfbcb53e07b269a5071f5ec97d
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 16:23:55 2006 +0200
Fix build with new EXA headers.
commit e7723a4e5725147d3bd9ba22c5a3314b0556e440
Merge: 5111b88 dae9cb7
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 16:04:33 2006 +0200
Merge branch 'origin'
commit 7104b915da412a26661bab7b5a940e935e8cbc8a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 15:11:13 2006 +0200
Clean up warnings.
commit 21dc3edfc41987bb8cf0f8d265fba9775cbe8cdb
Merge: f113e90 5111b88
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 15:06:42 2006 +0200
Merge branch 'master' into modesetting
Conflicts:
src/i830.h
commit 5111b883480a5a9cc82200f2684cba67b515aa73
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 14:53:10 2006 +0200
Turn on extra warning flags for GCC, and clean up the resulting fallout.
commit f113e9002cf53510e30984f816d44b06f1e71216
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 12:54:30 2006 +0200
Fix the plane/pipe disabling and turn off missing outputs when no longer DDCed.
commit 0e5cda3796ba0164496f0814eb57d1dfa7ab9257
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 10:30:46 2006 +0200
Fix FP scaling by using the desired mode to get at the real [HV]Display.
commit 51d14f803aae6d0a738520c3cad110289ee444db
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 10:21:23 2006 +0200
Add a function to turn off unused outputs, DPLLs, planes, and pipes.
commit d2c18d8d79596513149273e4a0d322f04bf27e80
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 10:15:11 2006 +0200
Fix DDC probing after last (untested) commit.
commit 6d1d105d68d9c25890c3fd2ebad1367529c2a991
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 10:14:27 2006 +0200
Unset pipe current mode on EnterVT, so we reprogram the mode for sure.
commit 52e8231a19f28bd4744f983aee2197a18c20aa3a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Jun 26 07:46:28 2006 +0200
Major cleanup of mode reprobing:
- Don't mess with pScrn->monitor->Modes, and instead make our own availModes.
- Don't re-program the pipe with the same values (no flicker at xrandr)
- Move a bunch of stuff that should be exposed through the public API (probably)
to i830_xf86Modes.c
- Use a table with established modes plus GTF to come up with modes from EDID,
instead of trying to walk and find one in pScrn->monitor->Modes. I think
this is correct.
- Reset clone state if we've detected new pipes, which should turn on the
cursor.
commit f5e5f8aeddb3e0d6d073471aeff6176fb54576e2
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Jun 23 23:29:55 2006 -0700
WIP to allow re-probing and validation of modes for new heads at "xrandr" time.
Now, DDC modes always end up being preferred to custom modelines, even if
smaller. This should probably be fixed by inserting custom modelines into
the probed mode list if they're valid according to the probed parameters of the
monitor.
Too much code is lifted from static functions in xf86Mode.c, and those should be
made unstatic if possible. Using xf86ValidateModes is also rather hacky, and
I want to break the function down, but this is a first step.
commit 89791914d2a78f19f4f60ca370d387e5b1ccfb46
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Jun 23 18:21:17 2006 -0700
Split probed modes out per pipe, and union them into the available modes.
This is the first stage of getting runtime monitor attachment. The old i830
GTF code is returned to use to provide suitable modelines for xf86ValidateModes
in the LVDS case, even though the LVDS doesn't care about the modeline and just
always programs its fixed values.
commit dae9cb7712d5d8f88697ca83808c59af08364c0e
Author: Alan Coopersmith <alan.coopersmith@sun.com>
Date: Thu Jun 22 15:07:16 2006 -0700
Provide definitions of __FUNCTION__ for non-gcc compilers
commit bb4810521633b6c3db2fc7d01ddc71325583d265
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Jun 22 09:38:27 2006 -0700
Move FP mode validation next to other mode validation code.
commit 66d9a1be302ad34573de98de21cbdf6419592092
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jun 21 17:11:54 2006 -0700
Detect SDVO display presence at startup and default to displaying to it, too.
commit 72e25a7488c2eabcc92e9e0769a89dee687f52fd
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jun 21 16:04:18 2006 -0700
Fix SDVO output at low pixel clocks.
I had interpreted the docs as saying that the multiplier setting would further
divide the clock and stuff dummy bytes in. Instead, we have to set the DPLL at
the higher clock rate, and the pixel multiplier just controls the stuffing of
dummy bytes. Also, we have to set the multiplier both in the graphics chip and
on the SDVO device on the other side.
commit 726443309d72134341cff1f6db978aa1d6e3ce52
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Jun 21 15:38:19 2006 -0700
Add decoding of SDVO command names for debug output.
commit 5a1b68993f3a3a2e8dcd428a7118e29c36703cd6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jun 21 08:41:16 2006 +0100
Fix build without DRI
commit 16b310823bacab6be4947da234b3a081b0a3cd62
Author: Matthieu Herrb <matthieu@deville.herrb.com>
Date: Wed Jun 21 00:12:27 2006 +0200
Fix build without DRI
commit 896ffe78fe96469cdd3ade77c8e68e1503967223
Merge: 89c2c4b 52243d4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 15:10:35 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit 89c2c4bc40b8c032915ccb3ed4f3c143c3d8db12
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 15:10:19 2006 -0700
Add #if 0-ed code I've been using for CRT detection debugging.
commit be08661e3126907c50c54485042fcde00b0da2b4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 14:48:03 2006 -0700
Only default to enabling CRT or LVDS output if they're actually detected.
Still, if we haven't detected any outputs automatically (including CRT through
DDC), default to CRT anyway.
commit b454c9601f005c69c11556a558150403378d34d9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 14:32:40 2006 -0700
Add support for CRT detection using DDC.
This method is slower (~5ms), but works on older chipsets. Also, load-based
detection is disabled, as it can be fooled by other outputs on the pipe being
active, such as LVDS.
commit 0b76646666e9d330e77c6f81af8b91e34623be92
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 13:57:26 2006 -0700
Add CRT detection function by testing for load, and clean up hotplug version.
commit e4584a4f44a70d746396ed48b8e40033504d68b2
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 10:39:28 2006 -0700
Remove dead DisplayInfo option.
commit ab60e34dcfc52ab5f22a82145d5b4db51b4c62c5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Jun 20 10:07:47 2006 -0700
Add debugging info for pipe/display plane size.
commit 8a6edba33213911cc2210b5e903428b81d45862f
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jun 19 13:47:28 2006 -0700
Set vblank interrupt configuration to match pipe configuration
New i915 drm ioctl (in version 1.5) allows the X server to select
which pipe drives vblank interrupts. Use this to drive from the 'preferred'
pipe. Yes, per-window vblanks would be nice in a shared fb environment.
Maybe someday.
(cherry picked from 2fb375b665f4802819b89f2277fd6154006c11ee commit)
commit 52243d407cad93283956660de4771097ac0b4b2d
Merge: 2fb375b 34f6a82
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jun 19 13:28:09 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit 2fb375b665f4802819b89f2277fd6154006c11ee
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jun 19 13:24:57 2006 -0700
Set vblank interrupt configuration to match pipe configuration
New i915 drm ioctl (in version 1.5) allows the X server to select
which pipe drives vblank interrupts. Use this to drive from the 'preferred'
pipe. Yes, per-window vblanks would be nice in a shared fb environment.
Maybe someday.
commit b5acc6b3a3a3a109014d6b971f4722d0f0a4c29a
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Jun 19 13:22:17 2006 -0700
Add backlight control to DPMS logic.
Turn backlight on and off in response to DPMS state changes.
commit d7e5d996aa123e52857362fa8a1e69f709bfe218
Merge: 89a5a00 a73ab7f
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Jun 20 01:22:53 2006 +0800
Merge branch 'master' into exa
commit a73ab7f0e6e3b0462e05c0031ffd602ed3e2bcd4
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 19 11:35:42 2006 +0100
additions for rotation fixes
commit 1fe3dd38eb613475d62140850e64767defed7d34
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 19 11:27:28 2006 +0100
Set some invarient state, cures some problems with
rotation at startup.
This mimicks the 3D drivers setup.
commit 89a5a0024a7e077a0726ffe1427e573df3bcbef5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Sun Jun 18 00:25:34 2006 -0700
Fix crash with EXA during randr, when XAA structures were being accessed. EXA
shouldn't have any issues with there also being pixmaps in framebuffer while
rotation is active.
commit f2ab3aa3199e1c4b0edec72b5acea6d725cc514a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Sun Jun 18 00:32:01 2006 -0700
Fix DRI in EXA mode: Don't attempt to use XAA symbols (use the driver's internal
ones for EXA support when available). Also, add an abstraction of XAA/EXA
MarkSync and WaitSync functionality so we don't need to sprinkle the ifdefs all
over, and correctly use them.
commit 3592b432b48d51d2273c1e1064f85e656fbba130
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jun 13 21:42:53 2006 +0100
fix 8bpp & 16bpp rotation modes for i8xx
series chips
commit a50610b7719bfe800c3496c17d0ba77739167b35
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 12 13:53:20 2006 +0100
Use 800x600 mode to double check
commit f02268b2091c9a785d26e82bcb35a8b713463072
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 12 12:16:58 2006 +0100
Don't rely on register check to find out
if we're resuming - it's not reliable.
But then, neither is the BIOS, but it's
the best we can hope for until Eric's work
is complete.
Try setting another mode to cater for some
broken BIOS' too.
commit 672c3d18dbb405095e465126053ff887d891409e
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 12 10:02:06 2006 +0100
Only mark rotation flags after initial screen setup.
Fixes bug #7053
commit 34f6a8204f1edec015283fc6b5f196e47897e3de
Author: Keith Packard <keithp@mactel.(none)>
Date: Sun Jun 4 00:15:06 2006 -0700
Get sDVO output working on mac mini.
Add lots of register debugging to track delta from BIOS settings.
Fix various mode settings to mirror BIOS sDVO values.
Disable analog/lvds output on pipe with sDVO.
Borrow Dave Airlie's I830xf86ValidateDDCModes code.
Fix various sDVO I2C messages to mirror Dave's code.
commit 6812b5382077e5d3f421aceeeb2f337e9b3f570e
Author: Dave Airlie <airlied@linux.ie>
Date: Fri Jun 2 12:22:14 2006 +1000
intel: fix VT switch DRI locking
The DRI locking is incorrect at VT switch, due to reference counting
inside the driver. Just call the DRI directly.
commit 3f158fd610a3363a23daa7205bcd9f213686cf1c
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Mon May 29 18:05:57 2006 -0700
Nice texture coordinate gradient, broken slightly in y
commit bb0ad04d46eba2fed57a888ff960d2436ec7d70d
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sun May 28 22:59:58 2006 -0700
Ok, finally something sensible up on the screen.
Replace PS kernel with constant data source (pink).
Dodge g0/g1 so URB data doesn't land on top of thread data.
Flip source/dest coordinates (dunno why they're fetched this way).
commit ddf3e5b2737399dca6d401f91db51a51f93b6373
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sun May 28 21:03:39 2006 -0700
Using tiny rectangle, still locks up in pixel shader program somehow
commit 2e16c79dc2f24b0a04111aa6236a44870c6c64df
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sun May 28 20:31:23 2006 -0700
Lots more debug code. Appears to execute pixel shader thread now though. hurray!
commit 79a514412bda7e38e018c105a603970c4a9d758a
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sun May 28 16:09:59 2006 -0700
dump out piles of debug. Create VS thread just to see how it works
commit 9c111d89fe19f1773af2eefb000e1c2389b4b6e1
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sat May 27 19:52:13 2006 -0700
Push all of the obvious Mesa state setting into the video code
commit 01101196b16010ac3dadab647bfe7000a53fa94d
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sat May 27 01:05:09 2006 -0700
flesh out cc state. set cull mode to none. enable sf kernel
commit 462a860af89ed855fe2b718342fcaf9c169af3fb
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Sat May 27 00:17:25 2006 -0700
Rename BRW instructions, check video instruction generation. Doesnt lock up, but doesnt display anything either
commit 9ec7cf22e3f03c13524bb2d15711699dfcc02984
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Fri May 26 21:30:55 2006 -0700
Use broadwater video code on broadwater hardware. Pad ring to even length. compute state base as address rather than offset
commit f5fe700b9a943c956bcfcc3a0d2de13c23b978bc
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Fri May 26 13:47:39 2006 -0700
Prepare real SF kernel and fake WM kernel
commit 1549accb6f52498fef3dcbd87bb72d89fcd5bccd
Author: Keith his master's voice Packard <keithp@bw.jf.intel.com>
Date: Thu May 25 16:10:31 2006 -0700
Scale video source vertices. Allocate space for kernels
commit c1c46f882f9a11c383c8d1d1ce393be8fda55ed0
Merge: 1e2da24 f2967a2
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 22 10:42:24 2006 -0700
Merge branch 'master' into modesetting
Conflicts:
man/.gitignore
commit 1e2da2450d7213c0aa4d4bd1fba5723dcda13ddf
Author: Lukáš Hejtmanek <xhejtman@mail.muni.cz>
Date: Mon May 22 09:48:09 2006 -0700
Replace VBE call to do DPMS with native code, and fix screensaver in clone mode.
commit 2a1b3cfccb7de53f7ce8f9e4816e4278afb1fcab
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 22 10:32:13 2006 -0700
Use RECTLIST instead of TRIFAN for video so we get horizontal shearing instead
of diagonal. Also remove the unnecessary vertex elements that were being
emitted.
commit bc42dbe07cbd61b357d8eed02608e026c4cf4485
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Mon May 22 11:22:03 2006 +0800
fix a typo
commit bce209cd3f60cb5d51aadc5fc8ec1a4151435ec3
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 19 17:13:37 2006 -0700
Put in code for idling accelerator on subsequent cliprects.
commit 3640117bd9f2073ff54dc474f0cdefff49742584
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 19 17:10:04 2006 -0700
Set up the state buffer in framebuffer.
commit e70d99d51edc39ea53536c2f4d62ac622ba3e0d9
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Fri May 19 15:47:19 2006 +0800
revert wrong setting for memorySize, which should
be at the range of pI830->Offscreen.
commit de06cd70a9edb8b56d05d3f505137f7c7f083c2f
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu May 18 18:27:11 2006 -0700
Checkpoint for filling out more 3D state.
commit ad7ec6a24b436d5492d38e4fa56845b229cf5fb8
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu May 18 15:26:28 2006 -0700
Checkpoint of BW textured video work, filling out vertex submission stuff and
some more other state.
commit 291770efc691a02650e3c580ca40c2f9fce3896c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu May 18 10:43:07 2006 -0700
Start laying out some of the bits that need to be done for BW textured video.
Headers taken from TG code drop.
commit b3d79ad9ecc70e9f841092fc75b7e23576b685dd
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu May 18 16:31:40 2006 +0800
oop I830FALLBACK define error
commit 1bc2a8f7a20b2ea9251e93157c0f2342fdbb951c
Author: Dave Airlie <airlied@linux.ie>
Date: Thu May 18 16:58:22 2006 +1000
fixup I830SDVOGetActiveInputs to use return values not args
commit 33ad959323f70f76c494c66ec35a04d7d839f612
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu May 18 11:32:59 2006 +0800
Add DEBUG_I830FALLBACK for easier tracking
commit 52af679c94a25c0c6e5df5f3647f62fdd256c826
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu May 18 11:31:14 2006 +0800
Check alignment require in PrepareSolid, noticed by Eric,
as pixmap offset align set is violated in Solid.
commit fdb52a8c6da0f3d3f4cfbf1583b2dc4d91f7e933
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Thu May 18 11:24:46 2006 +0800
Solid planemask in PrepareSolid/Copy might be 0xffffffff
or bits up to the depth. This should save some fallback
case, noticed by Eric.
commit bc51d6525a12c748d0a293b7e560f6dcea33eecb
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed May 17 13:42:51 2006 -0700
Turn off overlay video on BW until we have stable PCI IDs so we can know whether
the hardware supports overlay.
commit f97895efd5532cca145b6f224f9615739b1e8f26
Author: Dave Airlie <airlied@linux.ie>
Date: Wed May 17 14:46:37 2006 +1000
fixup chipid override
This makes the ChipID override work so that we actually override the pci id
that gets used everywhere in the driver.
commit 011a1c99d49c1c69b5fa81ade6a2ed73e84276ae
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Wed May 17 11:16:00 2006 +0800
Fix memorySize to enable offscreen mem manage.
commit b0ac5303f33f75dc607cf0c705c23db1da836983
Merge: 4c72725 c2cd10e
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 16 15:21:17 2006 -0700
Merge branch 'textured-video' into broadwater-video
Conflicts:
src/i830_video.c
commit c2cd10e1fba0e75c0ed3db5d17211bddf7ab1e33
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 16 10:08:58 2006 -0700
Flag the 3D state as dirty when we draw textured video, which should help
rotation (I have other issues with rotation anyway).
commit 63a72e46fa20a4a4ba74efed386f6c3c167be5b5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 16 08:54:43 2006 -0700
Turn debugging back off.
commit 01c043de0393170e98515169f8239fef4d3e2053
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 16 08:53:40 2006 -0700
Use linear min/mag blending.
commit db3683907d15959e79adfb8f0cd94e861fae5c36
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 16 08:40:53 2006 -0700
For textured video, disable double buffering and sync before uploading new video
data. Allows more videos to play simultaneously.
commit 29a8e88ed01c9e15a2ceba5eb62b19773e14c1f8
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 15 17:19:33 2006 -0700
Relax the alignment requirements for textured video.
commit c9be11459bc2198b435c97c5a3432425246c4d2d
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 15 17:04:27 2006 -0700
Enable overlay and/or textured video at runtime according to hardware
capabilities. Sets up 16 textured-video ports. Left in one hack (disconnected
but advertised BRIGHTNESS and CONTRAST atoms) which may actually not be
necessary.
commit f268979a0c779641c84e8d5b763acbda131474cf
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 15 10:05:19 2006 -0700
Correct drawing issues with planar formats when top or left != 0, and Y didn't
get its offset.
commit b09fd42d7088ead6c23e040ac4b71114f62de82b
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 15 09:29:43 2006 -0700
Fix the planar formats to display correctly in textured mode. Still has issues
with clipping, and some sampling differences between ximagesink and xvimagesink.
commit dd48790f4600a880fc4907c6e3b1cd51e9c0f0b7
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 13:27:33 2006 -0700
Divide width by 2 in planar-to-packed conversion loop, since each pass through
the loop writes two source pixels.
commit eec5e996ec9361099bf81d8d3b66933d5981c5a8
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu May 11 20:26:26 2006 -0700
Merge textured-video-wip to textured-video-planar-full.
commit 4154a2f74811b91c0ef5bef32a919d6f8baf1a70
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed May 10 12:09:00 2006 -0700
Experimental work to use a full pixel shader for planar to YUV conversion, which
also doesn't quite work.
commit 3e0a9c9082942eb6f52612235d84b8408e1e03e9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 9 16:57:19 2006 -0700
Do a separate BEGIN/ADVANCE_LP_RING set in the planar vs packed blocks, so I
can adjust the planar code more easily.
commit 3af4a967e73b367bb531f2760b4803db1388bcf9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 9 16:50:48 2006 -0700
Add a couple of macros to simplify writing of video pixel shaders.
commit 06e62ec521ed3f7ed232ace8e188891bedb53097
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue May 9 12:04:58 2006 -0700
Commit a WIP implementation of the planar video shader that does the
planar-to-packed conversion for us. Unfortunately the documentation is unclear,
and I haven't managed to get any implementation of it working correctly.
commit b1090a42b200710628dd8b0c7ced15db7bbe71a1
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 8 14:22:00 2006 -0700
More magic number reduction in rotation code.
commit 3a2d8af214a79591322ce6e5546f856a1ee41736
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 8 09:42:40 2006 -0700
Add initial textured XV support for i915, which can do YUY2 and UYVY, but fails
on I420 and YV12 currently, doesn't support the composite extension, and should
break XV support on non-i915.
commit 66875c1559bc20b531ab72e5d6b921d9f50b29f3
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 5 10:15:23 2006 -0700
Convert magic numbers in i915 rotation 3D state to symbolic names.
commit 4c727254da354cfd6f35148a334d046d67a50e99
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 16:26:58 2006 -0700
Remove the local, renamed copy of lnx_agp.c. The diff between lnx_agp.c and it
appeared to be removal of bugfixes.
commit a115c4b872a385530dcf94b7e7f2fa9b3b7e3155
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 16:11:29 2006 -0700
Remove the code that changes our behavior based on whether a magic file exists
with magic contents in /tmp (created by some install script).
commit 0cb251fadca1cbb3d4c5b97982cd0d8c2fc3e840
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 16:10:02 2006 -0700
Do a couple of reverts to get the DRI code building. At this point, the whole
driver builds.
commit 78b95386b630039864b31954ebcd02ec8829b0c8
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 16:09:40 2006 -0700
Remove intel_randr.c and stick with the previous code. Broadwater shouldn't be
changing our randr, and the new version didn't compile.
commit 2e58aa401dfbab438752038a9034df571c8f8bde
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 15:54:37 2006 -0700
Make the intel_acpi.c code non-modular and make it compile. I think we'll end
up nuking this code anyway, as keithp (and I, as well) disagree about how ACPI
should be handled, but the goal is to compile at the moment.
commit 2cd6c8fa2321ca217ef89db1027dbe9e716ad7aa
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 15:37:44 2006 -0700
Revert internal shadow module changes back like master, along with RandR
initialization. RandR initialization retains the no-rotation setting for BW.
commit 88558ebeed12d6cefd73bba0ddac3c043861ac89
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 15:00:17 2006 -0700
Start fixing up the build and remove a regression from master (I think) in
rotation.
commit 9e387ef92be9b38c68bda8a6a28b0d9eb98d53a4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 13:41:38 2006 -0700
Re-add authorship note in i830_driver.c accidentally left out of last commit.
commit af2432322ba1d561057c34ab185561a8e799e8cd
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri May 12 13:32:38 2006 -0700
First pass of integrating the Tungsten Graphics driver for Broadwater. This
patch is based off of diffing from the branchpoint to the supplied code, but
with many chunks containing reversions of commits removed. Won't work yet.
commit fbba4312e7cb326fdcf6a71194c4fc4a7a9b5488
Author: Dave Airlie <airlied@linux.ie>
Date: Fri May 12 18:44:27 2006 +1000
add sdvo capability reading support
This reads the SDVO cap bits and uses them to figure out the input/output
to save/restore
commit f2967a2f5f47b636b2445fa69dbc3ec79e065c90
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue May 9 13:51:25 2006 -0700
Video overlay gamma bounds checking must be done bytewise.
Also, pend bound computations to register writes to allow
updates to individual values that are 'out of spec' so
the client can update multiple values.
(cherry picked from 190f9ad0606e96e684e0b028d576d822dc9aa3cf commit)
commit 190f9ad0606e96e684e0b028d576d822dc9aa3cf
Author: Keith Packard <keithp@neko.keithp.com>
Date: Tue May 9 13:51:25 2006 -0700
Video overlay gamma bounds checking must be done bytewise.
Also, pend bound computations to register writes to allow
updates to individual values that are 'out of spec' so
the client can update multiple values.
commit fb10966e9f43f44488097b0daf2fbe10c6a804dc
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu May 4 18:52:08 2006 -0700
Use xf86int10Addr() when calculating an address to read the video BIOS from, out
of int10's copy. Fixes a crash on FreeBSD.
commit a66f2c01f7d557d860883346671fb864807dbdca
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon May 1 12:35:21 2006 -0700
Stop doing the BIOS memory size tweaking now that we don't ask the BIOS about
what modes are available.
commit 99b0e53244aa49f4e7461a1c96aba69453b3516f
Author: Matthieu Herrb <matthieu@reactor.herrb.com>
Date: Mon May 1 10:47:09 2006 +0200
Fix non-dri build.
commit 86f0119f47d8be975016ffdea850f0227e32eebc
Author: Matthieu Herrb <matthieu@reactor.herrb.com>
Date: Mon May 1 10:41:10 2006 +0200
Fix non-dri build.
commit fcec956807038a2e90287850df8b4410b1f8b3c2
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Sat Apr 29 10:55:25 2006 +0800
Save initialize EXADriverPtr, and free it in failure.
commit 0be9bc604420e4433697cc31e8ac58c9f36185e1
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Sat Apr 29 10:54:02 2006 +0800
I830CheckDevicesTimer() sync should be in I830_USE_XAA case.
commit a00a3d198aee7c173c2c36858f4447e13c86eb7f
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Sat Apr 29 10:52:45 2006 +0800
fix I830BIOSAdjustFrame() sync in I830_USE_EXA case, use exaWaitSync() helper.
commit c94cc67bcc507e8256ae4b51b84dfe3f4aa12ab5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Apr 28 15:33:57 2006 -0700
Update to EXA 2.0 API.
commit a4a4ced50cc235e79013ce8dd78e35c6eb4c98ca
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Apr 28 14:59:52 2006 -0700
Get it to compile.
commit 941a49f91eac02e256706d8821a2cb069ff7ffef
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Apr 28 14:57:03 2006 -0700
Commit what applied from Jesse Barnes's i830-exa-latest.patch.
commit a555e28e5afc81969ef7b28482e654cc26b3a446
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 16:55:44 2006 -0700
Correct some SDVO-related register definitions.
commit cc70e6b789a1901bbe4e3501b6b654542d3cdc20
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 16:49:48 2006 -0700
Save/restore the output's SDVO reg. Note that we might be programming the other
SDVO reg instead of the one assigned to the output. When trying to fix that, I
ended up getting no output at all.
commit b498d2b1d1170123595ada65353428578b59a361
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 15:42:46 2006 -0700
Start trying to save/restore SDVO state on VT switches.
commit 56c1f8b0de9b6acc50f51561caf14d3e6bac09ec
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 14:10:20 2006 -0700
Clean up some argument passing, and remove extra SetTarget{In,Out}Puts that had
no effect. Note that we are currently trying to program both outputs of any
SDVO device the same way.
commit 9ba5319b36e7286e33cf0dcdd804dfc0458a81f5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 13:55:05 2006 -0700
Only write out as many arguments as the commands need, and fix up the numbers in
some cases. Pretty-print the return status.
commit d32514aee4b00b035652830e8b5e6c0b43cf159c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 12:21:45 2006 -0700
Start trying to implement DDC over SDVO. It's slightly tricky because the
control bus will reset from DDC mode to internal-registers mode after every
Stop afer a Start on the DDC bus. The xf86 DDC code causes multiple Start/Stops
in one probe. So, we create a wrapper bus that does the control bus switch at
every Start. It's not working yet on my hardware, but I'm pretty sure this is
the right way to go.
commit effab21c3d108fac7a4e28ae4dabb0b5f74a5380
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 11:42:24 2006 -0700
Set displayWidth to a sufficient value for the modes we come up with for LVDS.
Reported by: Lukáš Hejtmánek
commit bcb441225d1365435bc3373901180de944298e86
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 10:54:45 2006 -0700
Simplify the i2c code by using the GetBits/PutBits interface rather than
reimplementing it.
commit 47bd9059431eadfd8824e496eb91bb50efa0e282
Merge: 729c373 32a0ad5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 24 10:36:24 2006 -0700
Merge branch 'lukas-resume'
commit 1dbb19059f5dd5cd2ad386c4f73498095987b943
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Apr 20 10:43:19 2006 +0100
fix bug 6365
commit 729c373121ce2bbb0d813cc923f1254e8b37a025
Author: Dave Airlie <airlied@linux.ie>
Date: Thu Apr 20 13:34:55 2006 +1000
move sdvo output setting
we have to set the sdvo register a lot earlier in order for them to sync
properly otherwise my monitor doesn't sync unfortunately, also
disable the sdvo while tweaking the PLLs.
This also comments out a setting that seems to break my system here for
Eric to look at later.
commit 0ba7b13fb4410c6a48b2fb098d2033e040eca6d2
Author: Dave Airlie <airlied@linux.ie>
Date: Thu Apr 20 12:29:06 2006 +1000
fix type 0 instead of O
commit 2991d81a3b643161babab6b8f44c057aaaf351c3
Author: Dave Airlie <airlied@linux.ie>
Date: Thu Apr 20 12:27:47 2006 +1000
correct height parameter in sdvo packet
commit b5f099e03a9f58b6b99933fb06526bce4db72bd3
Author: Dave Airlie <airlied@linux.ie>
Date: Thu Apr 20 09:50:36 2006 +1000
cleanup sDVO for device on C only
This destroys the i2c device properly if the device isn't detected,
and allows sDVO to work on GM chipsets, and doesn't initialise
the i2c bus twice for sDVO.
commit 2909802de63756972b38651a496b4ff1b36ac8a2
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Apr 19 16:29:06 2006 -0700
Clean up SDVO initialization, include config.h, and make it check the right
slave address on the first device as well. This gets me to the point of
bringing up some modes on my device.
commit 32a0ad570d9c010e7d26d980830f719782d9f2f3
Author: Lukáš Hejtmanek <xhejtman@mail.muni.cz>
Date: Wed Apr 19 19:43:45 2006 -0300
Add more registers to save/restore. Save/restore palette as well
commit 132dc0599cf44389c4cc03919f1da8d3a0762b44
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Apr 19 15:04:17 2006 -0700
Whine if SDVO I2C device init fails, rather than be silent.
commit 88bb4b578857588f34ac84b7a20577139eccab6d
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Apr 19 14:23:45 2006 -0700
Add more SDVO code. It's taken from airlied's driver, but with magic numbers
replaced by symbolic names in many places. I tried to restrain myself from
functional changes in airlied's code in this pass.
commit d8f7dfac769d7b03f069306b1296bb2e1e08b009
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Apr 19 10:45:13 2006 -0700
Start bringing in some SDVO code, mostly from airlied.
commit a371a04a57620b7128e3c4395bc7c2ac55effe19
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 17 14:10:50 2006 -0700
Use the IS_I9XX macro intead of >= i915G, since by PCI ID number, 855GM > 915.
commit 33413a3cf34b06e3207fe1cdb733d586d55a4337
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 17 13:42:57 2006 -0700
Remove some dead code and one particularly useless debug printf.
commit a85be820033af8bf30d1fec4a899349af35a6ef6
Author: Ian Romanick <idr@localhost.localdomain>
Date: Mon Apr 17 12:52:30 2006 -0700
Add missing new-line character in log message.
commit 365b4a53ee965002a5452e6f6016b528e51cee69
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 17 01:12:28 2006 -0500
Disable the BIOS dump-to-file since it's a trivial local DOS, and I can just ask
people to turn it on and recompile when I need to.
commit ee7be006b63b6b1ce7f786b045fb8f26d337433c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Sun Apr 16 13:13:42 2006 -0500
Bug #6589: Use alternate offsets to successfully get at the panel data for
some broken video BIOSes.
commit 786ee3df1726f08953167d05f7fa1930452703bb
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Sun Apr 16 13:05:35 2006 -0500
Add a standalone program for parsing VBT.
commit 62652127cd12f5a0fc9364285b81d2661372148a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Sat Apr 15 12:16:46 2006 -0700
Check for LVDS BIOS tables exactly once at startup. While there, dump the BIOS
data to /tmp/xf86-video-intel-VBIOS, for offline debugging.
commit 830fa81792a613fe2127a2b89a3eaa326f56114c
Author: Alan Hourihane <alanh@jetpack.demon.co.uk>
Date: Wed Apr 12 21:55:31 2006 +0100
fix typo
commit 3c9bc19db63a317db9e2d67a5bc15b1de1a1060a
Author: Alan Hourihane <alanh@jetpack.demon.co.uk>
Date: Wed Apr 12 21:54:50 2006 +0100
fix typo
commit d6edffee7d987ef551e1a94d9fac21beb72a9598
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Apr 12 12:16:51 2006 -0700
Initial support for pre-i915 PLL programming. Untested.
commit 59f88955f57cf0f98458b57418dae25cf53ca180
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Apr 12 11:11:14 2006 -0700
Automatically enable clone mode if we detect two active outputs.
commit a797a6626a8117cd16456a206ed96300e4a0ceeb
Author: Wang Zhenyu <zhenyu.z.wang@intel.com>
Date: Tue Apr 11 16:44:42 2006 -0700
Fix a broken test that resulted in page flipping always being enabled, not just
when the user enabled it.
commit 66d216da3bfe7c143d681b610130e6daf6dfa52f
Author: Eric Anholt <anholt@leguin.anholt.net>
Date: Tue Apr 11 16:37:10 2006 -0700
Replace .cvsignore with .gitignore.
commit 185b5251419724fa9377421d67981daa674908c8
Author: Eric Anholt <anholt@leguin.anholt.net>
Date: Mon Apr 10 20:25:13 2006 -0700
Add missing MIT copyright licenses, which should have been on all versions.
commit c0a2dc608d95f92b0f5a151c623745f09df3afc5
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Apr 10 20:09:37 2006 -0700
Save/restore PFIT_CONTROL. Eliminate compiler warnings
commit 498abf474b90b04bc4085397a209cc493d98d15c
Merge: c26f073 3de82ff
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Apr 10 19:41:50 2006 -0700
Merge branch 'modesetting-origin' into modesetting
commit c26f0737e2c0f000f67f21ef6007b351160036a4
Merge: 11ad8a5 692a4a4
Author: Keith Packard <keithp@neko.keithp.com>
Date: Mon Apr 10 19:41:41 2006 -0700
Merge in master to modesetting
commit 3de82ff3938c6559c90079be0c28dc507d62f79e
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 10 15:10:15 2006 -0700
Improve LVDS modes when outputting a CRT+LVDS combo at larger than the LVDS's
panel size. This is a hack until we get better clone mode, but it correctly
displays a subset of the root on the LVDS by using a correct pixel clock and
pipe/display size.
commit 692a4a4bafd4cab197b761cda22368581b78f996
Author: Adam Jackson <ajax@freedesktop.org>
Date: Mon Apr 10 11:27:25 2006 -0700
Bump to 1.6.0.
commit 43c93057c044f33c20b1dd639eaeabefc0901589
Author: Aaron Plattner <aplattner@nvidia.com>
Date: Mon Apr 10 11:26:33 2006 -0700
Add a DrawablePtr argument to the XV functions to pave the way for redirected
video.
commit 39bdfbb4c23c9ba2a44888f22330a892c4becedc
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Apr 10 11:26:06 2006 -0700
x86_64 warning fixes
commit 11ad8a590d65849be00e1be4e9dd52c1159a4f24
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 10 09:39:24 2006 -0700
Remove the int10 POST on EnterVT. It has been reported to cause crashes now,
and I believe it is the responsibility of the kernel to bring the device back to
a mostly-sane state on resume anyway.
commit 4217ce18cec257cad435adf9ddc9258a3c8164ec
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 10 09:37:02 2006 -0700
Warnings cleanup.
commit 334512e0604c208ffec914374a76d85720c1dcf9
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 10 09:32:45 2006 -0700
Don't try to use LVDS by default on chipsets that won't have an LVDS attached.
The BIOS tables may still exist, so we can't rely on their presence to indicate
LVDS attachment.
commit 69083a2fc3ca4a3d06c1985c8a630d5628c1110c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 3 16:29:14 2006 -0700
Remove BIOS save/restore code, fixing VT switching. Removes some other dead
code, too.
commit 2e5d85fb83def483ab1fd96877aae4a89a962b7f
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 3 16:27:24 2006 -0700
Turn off the VGA plane when we're setting our native modes.
commit ceb08d28f4a4e9f42c9417938b8541bf1b4e8245
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 3 15:32:41 2006 -0700
Remove the hacky-looking Set640x480. I'll be removing things it depends on
(setpipe), and I suspect we'll end up with different hacks for resume, anyway.
commit 1f0ba458d02f7d4777c1669aae02138f3a6628c1
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 3 15:28:47 2006 -0700
Remove more BIOS stuff, particularly Get/SetDisplayDevices. Now, if there's no
hardcoding in the config file, we default to LFP if we detect it from BIOS, and
LFP or CRT if we can get EDID out of them.
commit b20b466aaed54708ae9e4676623c8c394a6f00d5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 3 14:28:55 2006 -0700
Remove the now-unused displaySize and pipeDisplaySize.
commit d960c3ca1512a58a53b5c24702cb5c97124817ee
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Apr 3 14:12:29 2006 -0700
Remove more BIOS modesetting stuff.
commit 4e3a4827007d624aa3da1a9f5a299837bd601a33
Author: Keith Packard <keithp@neko.keithp.com>
Date: Fri Mar 31 14:05:46 2006 -0800
autodetect LVDS dither. Fix 16bpp depth selection
commit 8d27f8246ed5a73f7a78043e128b47be784186c0
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Mar 28 13:49:41 2006 -0800
Clean up (and I believe fix a couple of bugs in) the divisor selection code.
commit e45581cd073b23a62719f20783d617bd35316fec
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Mar 28 13:40:32 2006 -0800
Fill in clock information from VBT table, so that a good clock value gets
requested for choosing divisors.
commit 33977d23830b5f9bb7d9e2e9c141f91cb127b7de
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Mar 27 18:50:53 2006 -0800
Port code from radeon driver for panel mode validation, which will hopefully get
the right mode chosen on the VAIO. Untested.
commit febdfa967dbe1df487db71ba5f677ef37450bf7a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Mar 27 15:19:52 2006 -0800
Remove some VBE DDC code that I believe is OBE.
commit f86892c9163473a683ab591adeb9fb1c0be2ef99
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Mar 24 16:00:30 2006 -0800
Make auto panel fitting work by pulling LVDS timing EDID info out of the static
BIOS table, and always using that.
commit f6a3243f40074aee471ec1cda2cc8e5f05116284
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Mar 24 13:49:10 2006 -0800
Add more VBT reading, so we find the panel size.
commit 64756e215016730b5cc2e174f08d47c0288c0ba4
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Mar 24 11:55:01 2006 -0800
Start interpreting VBT information with the goal of pulling out LVDS timings
for panel fitting.
commit c2d554be671f5368bd98867b8ecf9428e4560a81
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 23 14:33:04 2006 -0800
Save/restore a couple of important VGA plane registers, and have vgahw
save/restore everything it knows about. Also moves the save to just after the
other reg saves, above the VBE save stuff which may have side effects.
commit 8411c126ae66239f8b3a2261e338a723c36aa44f
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 23 11:31:24 2006 -0800
Update to newer airlied DDC code, and do some cleanups as well. Now tries DDC
on LVDS, though my current LVDS gives no results.
commit 6414ad89b9d368a032adf2358a65404f5443ef35
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 23 09:48:18 2006 -0800
Add enough of airlied's DDC/I2C work to pull EDID info from my CRT.
commit 5215e19af58f5c2746c8d281e33ecee86e55f0a5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Mar 13 10:29:51 2006 -0800
Add some register information for VGACNTRL, and do the reg-debug thing on it.
commit b77bdc2c15640a3b15233f2190179d66bc8b2a4b
Author: Eric Anholt <anholt@debian-sony.jf.intel.com>
Date: Wed Mar 8 15:08:06 2006 -0800
Move the PFIT enabling before the enabling of the pipe, as the specs say we
should. This doesn't work yet, as we apparently need to adjust the pipe to
output at the full resolution of the panel, not the displayed image size,
because PFIT controls scaling between the display planes and the pipe.
commit de4a9e4a7891daa1488d17bf4c22283759f97373
Author: Eric Anholt <anholt@debian-sony.jf.intel.com>
Date: Wed Mar 8 12:54:14 2006 -0800
Add a couple more bits to panel auto-fitting, though it isn't working yet.
commit 02341aa68cf2171e037196019f2553f0d1b1bd0d
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Mar 6 13:23:29 2006 -0800
Make the reg-snapshot code work, add a couple more registers, and use it on VT
switching to hopefully help point out where we aren't restoring enough.
Currently doesn't reveal anything.
commit 2b6fc7ddb020a5511f6f599a2f5c37db27eddbcc
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Mar 3 15:42:15 2006 -0800
Add missed save/restore of DSP*SIZE registers.
commit 12ce799818722473dde2f82739d50ba4ec7f6ecd
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Mar 3 15:38:31 2006 -0800
Add some untested debugging code to for helping figure out VT switch issues.
commit 585cc5f256b8e91460414a26409d0e484a86718c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Fri Mar 3 10:37:26 2006 -0800
Add more integrated LVDS support code.
commit 33c62e8e654fa2228bc3fd31ec0fe010703f363a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 17:53:38 2006 -0800
Change the order of reg writes for restore, possibly increasing chances of
success. Also save and restore ADPA.
commit 7f4dc09dcafc7f0423b7f3e970a0b19fbbf515dd
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 15:55:18 2006 -0800
Remove some dead VBE code.
commit f3ec8653ab4c9b26d249bcf4393326de37ac8321
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 14:31:39 2006 -0800
Include config.h, fixing many issues with reading from pI830.
commit 84fc3971d76f78546a0bb7dd57dba52dd893a921
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 13:35:40 2006 -0800
Turn off panel power before poking pipe B, and turn it back on if we're doing
LVDS. Also, refuse to do LVDS on pipe A, as the docs say you can't.
commit aca0f942f377d997c5c0b5be790ee7f255d6e046
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 13:31:51 2006 -0800
Fix prototype for i830DetectCRT.
commit df6347139bc9de22af981f776d711ac9d44fad1c
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 12:52:19 2006 -0800
Use DISPPLANE_32BPP_NO_ALPHA for depth 24, else the empty alpha channel results
in a black display plane.
commit 8e819ced8397f0330fd44efa60fef89bd10ff70e
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 11:55:00 2006 -0800
It appears from the specs that you have to wait for vblank after disabling the
plane, not the pipe.
commit ee2410b965321e3d9d64fc500fdcfa6d6dc3a039
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 11:43:41 2006 -0800
Move display base setting to a separate function and use it from both mode setup
and AdjustFrame. Rename AdjustFrame to reflect the fact that it doesn't touch
the BIOS.
commit 980fb78e759b752a6cae3c87d188c50ab131ba80
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 10:49:31 2006 -0800
Correct capitalization of i830SetMode.
commit 2b842c7ee3f9c33cabf16561f11bf1c3a2502d4a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 10:08:20 2006 -0800
Start implementing support for setting modes for multiple output devices,
particularly LVDS. Untested.
commit a09d9cf27af7016bbd9e562c7b1c338154fd3d40
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Mar 2 09:05:13 2006 -0800
Replace I830VESASetMode with simpler i830SetMode, which is all native and
doesn't have BIOS-setup workarounds. Multihead behavior may be wrong, and it is
all untested.
commit 7edb25789bd13f26134e8f5bf493897c8df322e0
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Mar 1 14:02:51 2006 -0800
Start making i830SetMode aware of multiple pipes.
commit b5915ac77a3887cd3aa4ce0bb77b8a36e1aa5a1b
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Mar 1 13:12:25 2006 -0800
Clean up a couple of warnings.
commit c20e15fbe4daeb7288f5c56cf5467eed13686080
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Mar 1 13:08:38 2006 -0800
Disable I830VESASetVBEMode on restore, since I've removed that code. Note that
this means that VT switching is broken. We're fine with that for now, but at
least now we get a bad display rather than X crashing about an undefined symbol.
commit 7d37c5036956609d0c7ae874d0dc1c616f76f849
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Mar 1 13:06:04 2006 -0800
Re-disable chatty debug code.
commit 2538cbeb5014e40280a3ae782a755512b1dc85fa
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Mar 1 13:01:52 2006 -0800
Enable -Wall on GCC, and do a cleanup of existing warnings.
commit 7746da3b346968ab8d2534fc158d026da67cc7b5
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Wed Mar 1 12:49:06 2006 -0800
Move LVDS panel power state setting to a separate function, and reduce magic
numbers.
commit 142bc4f91a5d776e7ab44cc5fb2328e3f7267557
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Feb 28 18:50:57 2006 -0800
Write the ADPA (CRTC) register on mode setup. Obtained from airlied.
commit 6877f532c5f41a445d41eb6a9982bf6bcf691bf2
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Feb 28 15:56:06 2006 -0800
Add untested CRT detection code.
commit a085813714818a23aa8d326804f642cd699e0f17
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Tue Feb 28 15:16:59 2006 -0800
Add adjustments of PLL divisor limits for "Almador".
commit 2d4415ff1729554537b20be2b6c878444485e406
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Feb 27 16:57:43 2006 -0800
Remove the hacked local xf86SetModeCRTC now that xf86SetCrtcForModes is taking
effect on all of our modes.
commit 611264ab9b82bca6648a9b27e5ba4b7457c46aa6
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Feb 27 15:44:11 2006 -0800
Remove more VBE stuff and start using xf86ValidateModes. Guessed some params to
xf86ValidateModes.
commit 9838f639911e8c165ab615fdd9a00e02fa4b3f8a
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Feb 27 14:12:50 2006 -0800
Always ErrorF output debugging info when doing BIOS calls, including file/line.
commit 767944e3782f9941e9fc72a6705cc3115a6e24ac
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Feb 27 13:08:46 2006 -0800
Replace a few magic numbers with symbolic names. Reviewed by md5.
commit 4955cd267e7f8ed70e90b2a3de6f93de2ef859c8
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Feb 27 09:37:47 2006 -0800
Add untested save/restore code, and starting on not using VBEValidateModes
commit 73496b765c9783a8a271b4774a44fa263dd47684
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Mon Feb 27 09:26:51 2006 -0800
Change an if statement to a more obvious but equivalent case statement.
commit 9fe316da7390918dd88940087567314b6f253981
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Feb 23 13:49:31 2006 -0800
Add the manpage's possible names when generated.
commit 1555229f29fa7479d6a7a51f451d04a5ef3460bd
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Feb 23 13:48:26 2006 -0800
Move .cvsignore to .gitignore
commit 139d33ac807fb0fc35c37c3689a6e80238199442
Author: Eric Anholt <anholt@FreeBSD.org>
Date: Thu Feb 23 13:46:30 2006 -0800
Initial add of native CRT modesetting code.
commit 35e4756645891bfc85f25f1ab60c287eba9ef749
Author: Dave Airlie <airlied@linux.ie>
Date: Wed Apr 5 07:12:00 2006 +0000
Fix some argument inversions in xf86DrvMsg function calls
commit 6e5f9b026372eea295c390b18fc41f7018e0e797
Author: Kristian Høgsberg <krh@redhat.com>
Date: Tue Apr 4 18:22:32 2006 +0000
Add more missing #include's, in particular assert.h.
commit fdfce49c54dabf0f6b0d20aa7e5eeb62b5b57eda
Author: Kristian Høgsberg <krh@redhat.com>
Date: Wed Mar 22 23:24:03 2006 +0000
Drop libc wrapper; don't include xf86_ansic.h and add includes now missing.
commit 58817c9909ba659d0070afab0ff7f4e26f722403
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Mar 10 13:07:00 2006 +0000
Enable gamma for hw cursor when ARGB cursor in use (Lukas Hejtmanek)
commit ab4c2f3bf4b26fdd597ea7b7a726ae77778617b2
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Mar 3 16:27:37 2006 +0000
Check the version of shadow being used and turn off rotation if it isn't the
right one.
Bump the Xvideo resolution support from 1920x1080 to 1920x1088.
commit be6216cd8c6a47dd053240f7a5d1445b61f79038
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Feb 20 03:25:50 2006 +0000
Fix a rotation problem when DRI is disabled
commit 073c4a6a18e98e2dde114756b5d787b13bb2b7a5
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Feb 20 03:22:26 2006 +0000
Fix a rotation problem when DRI is disabled
commit 7cca2ae73e0114a9df2152ed5ed5b66fc44f65dd
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sun Feb 19 00:04:49 2006 +0000
fix another build problem
commit 2e01277da0be55687ca901efadcaf5c919826824
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Feb 17 16:16:10 2006 +0000
fix build failure
commit 86fa25369353471dc9a1041df74e66e9029863a7
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Feb 15 18:31:22 2006 +0000
a little more of a workaround until we unplug the frontbuffer from libdri
commit 32f97e02ac3611fd5e3870826dedf701f3b69a51
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Feb 10 21:59:37 2006 +0000
temporary workaround until DRI frontbuffer mapping code is removed from
libdri.a
commit 50e5c2696389cb4d5907a822aa79d5e0e03cee8c
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Jan 26 09:55:15 2006 +0000
update Changelog
commit 91d2ba5743041077754de3bd3565df930b036c7d
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Jan 26 09:05:50 2006 +0000
add changelog
commit 076971b95ed3b89e1a333adbffceab1c2a5b7743
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jan 25 22:22:42 2006 +0000
When going dual head only take a portion of memory for the second head
instead of doubling the requirements.
commit 77d1c579f3031789031dd203175d3c9555226f79
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jan 25 22:17:00 2006 +0000
Fix a glitch in a dual head fix from #3105
commit d8d749080923e88376db1aa18ae2ad722d5113d9
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jan 24 15:20:34 2006 +0000
Bump version to 1.5.0.0
Add Intel 945GM support
Add RandR rotation support (full 3D acceleration, HWcursor & Xvideo rotated too)
Remove shadow framebuffer rotation code
Add a new LinearAlloc option to allow more offscreen memory to be allocated
for XVideo applications. This allows HDTV movies to be played via Xvideo.
commit 919d36b6717e9a7d930c5120309778da7b0fe16c
Author: Kevin E Martin <kem@redhat.com>
Date: Wed Dec 21 02:30:00 2005 +0000
Update package version for X11R7 release.
commit 92962f32fccac6df751268190928d8becb558b64
Author: Adam Jackson <ajax@nwnk.net>
Date: Mon Dec 19 16:25:53 2005 +0000
Stub COPYING files
commit d2ef609211306b6bd3861c0e5f6d3a9af3e145fb
Author: Alan Coopersmith <Alan.Coopersmith@sun.com>
Date: Mon Dec 19 09:07:50 2005 +0000
Typo fixes, mailing list & url updates, and other changes to prepare for
X11R6.9 & 7.0 releases.
commit 1c51ff5c652690d66d1f7cba803c0bb26208b509
Author: Kevin E Martin <kem@redhat.com>
Date: Thu Dec 15 00:24:17 2005 +0000
Update package version number for final X11R7 release candidate.
commit c5007a4b46ffb66f5d98abe8bcae6df8c6eb1b31
Author: Kevin E Martin <kem@redhat.com>
Date: Tue Dec 6 22:48:35 2005 +0000
Change *man_SOURCES ==> *man_PRE to fix autotools warnings.
commit 15df4215347854604fd3f6795ac5f971444cf39d
Author: Kevin E Martin <kem@redhat.com>
Date: Sat Dec 3 05:49:33 2005 +0000
Update package version number for X11R7 RC3 release.
commit c50cd5a7f5af7d45550f25f173b512eb89bf41c5
Author: Kevin E Martin <kem@redhat.com>
Date: Fri Dec 2 02:16:08 2005 +0000
Remove extraneous AC_MSG_RESULT.
commit da2c00c0e85a284e3fbd237f3a77212f9647da37
Author: Adam Jackson <ajax@nwnk.net>
Date: Wed Nov 30 18:47:54 2005 +0000
Bump libdrm dep to 2.0.
commit ca36f1da4e254c779b38df30fd655533e548a294
Author: Adam Jackson <ajax@nwnk.net>
Date: Tue Nov 29 23:29:59 2005 +0000
Only build dlloader modules by default.
commit 0b337390d6919e9a3d31ca654c8bc44b30756862
Author: Alan Coopersmith <Alan.Coopersmith@sun.com>
Date: Mon Nov 28 22:04:09 2005 +0000
Change *mandir targets to use new *_MAN_DIR variables set by xorg-macros.m4
update to fix bug #5167 (Linux prefers *.1x man pages in man1 subdir)
commit 159bea027893ce5996a452a6f493372792e95122
Author: Eric Anholt <anholt@freebsd.org>
Date: Mon Nov 21 10:49:14 2005 +0000
Add .cvsignores for drivers.
commit e62939e30e664592085ce394680fd8e7f3d31339
Author: Kevin E Martin <kem@redhat.com>
Date: Sat Nov 19 07:15:38 2005 +0000
Update pkgconfig files to separate library build-time dependencies
from application build-time dependencies, and update package deps
to work with separate build roots.
commit 08f03e4237ce9a54f0dffa37307af402b0bd2e55
Author: Kevin E Martin <kem@redhat.com>
Date: Wed Nov 9 21:31:20 2005 +0000
Bump version numbers for X11R6.9/X11R7 RC2.
commit a600e89a1547908f2018de96b5ecb814e2427b34
Author: Kevin E Martin <kem@redhat.com>
Date: Wed Nov 9 21:15:15 2005 +0000
Update package version number for X11R7 RC2 release.
commit f73c23b4c588c2f5dbc3c36a2f43b8bbb1e0f36a
Author: Kevin E Martin <kem@redhat.com>
Date: Tue Nov 1 15:08:53 2005 +0000
Update pkgcheck depedencies to work with separate build roots.
commit 25a63bfefda420f85b3cba89bdae4b35ef80c84f
Author: Adam Jackson <ajax@nwnk.net>
Date: Fri Oct 21 18:40:19 2005 +0000
Bug #4829: Remove some useless DRI symbol checks.
commit 53c122fa162709f618be26d5940e3488c0cbbafa
Author: Kevin E Martin <kem@redhat.com>
Date: Wed Oct 19 02:48:03 2005 +0000
Update package version number for RC1 release.
commit 4b97a544cac9fb507b4a2a7c8017607ea2cac1bb
Author: Alan Coopersmith <Alan.Coopersmith@sun.com>
Date: Tue Oct 18 00:01:53 2005 +0000
Use @DRIVER_MAN_SUFFIX@ instead of $(DRIVER_MAN_SUFFIX) in macro substitutions
to work better with BSD make
commit c7b7ece6330561b3745f0e1136b57575eadec5ad
Author: Adam Jackson <ajax@nwnk.net>
Date: Mon Oct 17 22:57:33 2005 +0000
More 1.7 braindamage: define EXTRA_DIST in terms of @DRIVER_NAME@ instead of indirectly
commit 0586dbe1c5d0432e8d8da2f3576ac2ccbe139919
Author: Alan Coopersmith <Alan.Coopersmith@sun.com>
Date: Mon Oct 17 00:09:03 2005 +0000
Use sed & cpp to substitute variables in driver man pages
commit 1317f2d1f35241969dcf376abd106ffe3f918432
Author: Søren Sandmann Pedersen <sandmann@daimi.au.dk>
Date: Tue Oct 4 20:01:03 2005 +0000
Check in generated README files
commit bd48e0531a16bdf27fc8549826cc1123ba12d5bd
Author: Søren Sandmann Pedersen <sandmann@daimi.au.dk>
Date: Mon Oct 3 21:22:07 2005 +0000
- For all drivers that have a <driver>.sgml file, add code in their build
system to build the README file at make dist time
- in util/macros/xorg-macros.m4, add a new XORG_CHECK_LINUXDOC macro that
will check if the required tools and files exist, and if so set a
conditional.
- util/modular/symlink.sh
- Link all the <driver>.sgml to xf86-video-<driver>/README.sgml
- Add all the README.<driver> to the list of excluded files
- xc/programs/Xserver/hw/xfree86/doc/sgml/SiS.sgml: Various changes
to make it spew less warnings when the text file is built.
commit 6fda4e886c30669e346f7f30a38b93a77004a7f6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Oct 3 09:39:17 2005 +0000
Bug #4353: Fix lockup when suspend and resume when playing video.
Shutdown the overlay on LeaveVT.
commit 154724cc4be1e951649c29e4abdbde964a8c112e
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Sep 27 08:58:23 2005 +0000
Put back the print code to display the DDC information, and remove some bogus
DDC messages.
commit 2174848266940e1896970c12717e106a4742dcbc
Author: Adam Jackson <ajax@nwnk.net>
Date: Sat Sep 24 18:45:45 2005 +0000
Disable the {Open,Close}FullScreen DRI protocol.
Remove empty FullScreen stubs from drivers, comment the non-empty ones.
commit b6443515e9d485b1ab8ee266c5b21750d2a5a551
Author: Alan Coopersmith <Alan.Coopersmith@sun.com>
Date: Thu Sep 22 01:58:17 2005 +0000
Don't build xvmc module if DRI support is not present
commit 76033c2c885524c2116ccf0bdd30c89fa2636150
Author: Eric Anholt <anholt@freebsd.org>
Date: Thu Sep 15 06:04:59 2005 +0000
Bug #4458: Check for the xvmc proto package, since it's required to build these.
(Joshua Baergen)
commit 50f0bf51a67c89bf445a682f8fec34c52ff909a8
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Sep 8 14:51:40 2005 +0000
fix another possible crash
commit 521e357c1846960b48e83fb97f77025f6f91e638
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Sep 8 09:31:04 2005 +0000
Fix a crash situation
commit e8c46c897564f038744b9274949482568d654ecc
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Sep 6 10:31:33 2005 +0000
Fix DirectColor visual colormap issues at 16bpp in the i830 driver.
commit bf6fef41935ebf624cc1ae6faa084dfa0a7eee72
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Sep 6 10:23:57 2005 +0000
Sync the accelerator before calling AdjustFrame to avoid lockups.
commit 5fc5f02d76e077b09bf3ab1c7deeb1263033d57a
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Aug 29 12:06:13 2005 +0000
Add i810 XvMC support, it passes distcheck for me.
commit 86e6935bd50b129519b24ee3d694a3f75b8d4f1c
Author: Dave Airlie <airlied@linux.ie>
Date: Mon Aug 29 12:02:29 2005 +0000
Fix include paths for i810 XvMC add config.h to driDrawable.c
commit 6f1406753da102ccce1898b3f160d6eaaccc9b7c
Author: Kristian Høgsberg <krh@redhat.com>
Date: Fri Aug 26 15:32:40 2005 +0000
Added i830_io.c, which just includes i810_io.c with BUILD_FOR_I830 set.
commit 219beaca91b88dabfe05b8e756d558269f7a5148
Author: Daniel Stone <daniel@fooishbar.org>
Date: Sun Aug 21 06:26:33 2005 +0000
Fix typo in debug ErrorF.
commit fdc6997f2edf4dfdcfd877152028bff2a0306999
Author: Daniel Stone <daniel@fooishbar.org>
Date: Thu Aug 18 09:03:47 2005 +0000
Update autogen.sh to one that does objdir != srcdir.
commit 461d43be78f49e6cb965b7a206c77f6fe1622601
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Aug 15 07:30:05 2005 +0000
Egbert's 64bit fixes for mixed 32/64bit clients
commit 95bd8dbee69b4b35e4c37e19d15e0449c38726b6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Aug 12 21:23:59 2005 +0000
add missing i830_shadow.c
commit 7476d0413f161ddb3f3cc4a77c3f2a2912d17e60
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Aug 8 09:17:06 2005 +0000
Enable gamma correction bit even for 8bit modes.
The pipeconf register handles the real enablement.
commit a89f89a2423aecb199d5f4af2e9430e180aa1131
Author: Ian Romanick <idr@us.ibm.com>
Date: Fri Aug 5 23:04:33 2005 +0000
I have resolved this by making all the "Direct rendering disabled" messages
X_WARNING and all the "Direct rendering enabled" messages X_INFO. Ideally,
we need to factor some of this stuff out to common code. There is a *LOT* of
duplication among the *_dri.c files under programs/Xserver/hw/xfree86/drivers.
I'm trying to clean up as much low hanging fruit as I can and got tired of
waiting for ajax. :P
commit fd6d7d7f7ea03961c5ecf7db029f12ece93d414a
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Aug 2 16:22:42 2005 +0000
Adjust newPipe code for BIOS's starting at 1200
commit da7b85176fc061995e1b04fa22dc736b6c9353e6
Author: Adam Jackson <ajax@nwnk.net>
Date: Sun Jul 31 17:19:29 2005 +0000
Post-merge fixups:
- Disable building the gamma driver
- Fix numerous Imakefiles to get header paths and subdirs right
- Symlink client-side GLX lib source from Mesa
- Add new shader subdirs to the Mesa core build
- Tweak the DDX drivers to not ask for "xf86dri.h"; they don't need
it, since they don't generate protocol, and it was breaking the
build.
commit 1561ec3ca4f0d774f2664e9354d537061a0102d1
Author: Kevin E Martin <kem@redhat.com>
Date: Fri Jul 29 21:22:43 2005 +0000
Various changes preparing packages for RC0:
- Verify and update package version numbers as needed
- Implement versioning scheme
- Change bug address to point to bugzilla bug entry form
- Disable loadable i18n in libX11 by default (use --enable-loadable-i18n
to reenable it)
- Fix makedepend to use pkgconfig and pass distcheck
- Update build script to build macros first
- Update modular Xorg version
commit d165b7dc4ec3793e921363cdeb1ad41c0a3653d6
Author: Søren Sandmann Pedersen <sandmann@daimi.au.dk>
Date: Wed Jul 27 21:23:29 2005 +0000
Add xf86driproto to dependencies for drivers with DRI support. Patch from
Donnie Berkholz
commit 0cd371c6e57f899c34c4d2e2a8531ef7ce3967a4
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 26 21:55:42 2005 +0000
Bump the DDX version to 1.4.0 to indicate the removal of drmAddress.
Thus allowing 32/64bit clients to cohabit.
commit adef005c2f96395d396834f2173125f0c06d40cb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 26 08:07:37 2005 +0000
Bug #3850: <https://bugs.freedesktop.org/show_bug.cgi?id=3850>
Fix non-DRI builds.
commit 09e871b1b4a67cfe818613bc012d72965b449f1c
Author: Søren Sandmann Pedersen <sandmann@daimi.au.dk>
Date: Tue Jul 26 00:41:42 2005 +0000
Build system for i810
commit ac920dae7c22ed3956e4f31a0d3baf1909762b76
Author: Adam Jackson <ajax@nwnk.net>
Date: Mon Jul 11 02:29:51 2005 +0000
Prep for modular builds by adding guarded #include "config.h" everywhere.
commit f90f661652e5fe0986eb804f8dff3eeffe0af820
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Sat Jul 9 21:19:11 2005 +0000
Copy mode strings upon mode copy
commit 8fced5b648b0666ca88221e37bc1131ab5c2072d
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jul 5 09:25:03 2005 +0000
Fix Xvideo when operating in one line mode and video is pushed off the top of
the screen. Also some fixes for Xvideo skew in certain resolutions.
commit 68bc259fa1082f7780e524fc703e926a27fc7f9a
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jul 4 20:45:39 2005 +0000
NULL check
commit 83c3e3ee49a0aa3ceaf52e2408cc253fc5dc8af4
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jun 28 16:13:02 2005 +0000
Add support to check the in-built VESA mode list.
commit 0d64e9e1f5494cff633a1499545d55a0edd0d92e
Author: Adam Jackson <ajax@nwnk.net>
Date: Sat Jun 25 21:16:55 2005 +0000
Bug #3626: _X_EXPORT tags for video and input drivers.
commit 67174d67e740b9082ed0a65a79f08b5df3b4fcfb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 13 12:15:25 2005 +0000
commit missing piece from resume patch
commit ddab0558d584fb906cc0dfb383cc0e7a122d5336
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Jun 9 09:26:03 2005 +0000
Bug #3496 <https://bugs.freedesktop.org/show_bug.cgi?id=3496>
Remove a bogus check for DRM 1.2 for resume functionality as it's
been present since 1.1
commit 7f49513afe9d4490bdfdac182d50383c089875e0
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed Jun 8 17:50:32 2005 +0000
Fix the mode validation such that using function 5f05 to set the refresh rate
works again.
commit f8de9b4b9a5ce2756652c6b9ec1e84aedbc3519a
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jun 7 18:54:10 2005 +0000
Fix text restoration when display switching has been activated and we could be
potentially on a different display than the initial one.
commit 1f538007e9da7d4ad30ec4d4d281fb07ef300ddb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 6 09:47:29 2005 +0000
missed a hunk
commit d8a32bf4274ad91cc2b9ca425f5b0a017c2dd293
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jun 6 09:40:23 2005 +0000
Bug #3436 <https://bugs.freedesktop.org/show_bug.cgi?id=3054>
Fix some offset, pitch and overlay scaler size problems with
the video overlay. Solves various spontaneous lockups.
commit 005d121d280ff4502f4d6e3d3d585ff0175367bb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue May 31 20:29:01 2005 +0000
and another. sheesh.
commit 27f86d693c32e550d9ebf4d6ff05c2d827754c8b
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue May 31 20:27:24 2005 +0000
missed hunk
commit 27feb0f3474c1e21557225e10b13558e002c0ebf
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue May 31 17:58:26 2005 +0000
Add Intel(R) 945G support
commit 2d10e8dc8184b0514e8ac9f835a06b85d609bb1b
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Wed May 25 09:10:44 2005 +0000
Change the sequence on how refresh rates are set in the i830 driver. This works
much better with custom modelines.
commit 89ec4ac201c09329d5d732323bdce6250b8592fe
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri May 20 15:24:02 2005 +0000
Bugzilla #3292: https://bugs.freedesktop.org/show_bug.cgi?id=3292
Add shadowFB support to the Intel driver (Dima Dorfman)
commit df0964ea8f92c6b278dd87b95380dbc3ada625e5
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri May 20 13:24:02 2005 +0000
Bugzilla #2339: https://bugs.freedesktop.org/show_bug.cgi?id=2339
Bugzilla #1064: https://bugs.freedesktop.org/show_bug.cgi?id=1064
Bugzilla #3055: https://bugs.freedesktop.org/show_bug.cgi?id=3055
Much better display switching support for mobile chipsets using
the Fn+F? combination keys.
Add DirectColor support.
Add gamma correction support.
commit b99ef9cd59fce0e02e8829210c7cb8aadb6a3499
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri May 20 11:56:45 2005 +0000
Bugzilla #2585: https://bugs.freedesktop.org/show_bug.cgi?id=2585
Support the Intel E7221 server chipset.
commit 3b87fac327b5549678f91a9c961b9fe5c0bf8a37
Author: Adam Jackson <ajax@nwnk.net>
Date: Wed May 18 17:47:35 2005 +0000
Bug #3163: Create new DRIINFO_*_VERSION macros to indicate the
version number of the DRIInfoRec, disambiguating it from the XF86DRI
protocol version number. Modify DRIQueryVersion to return the libdri
version number, which all DDXes were requesting implicitly. Fix the
DDXes to check for the DRIINFO version they were compiled against.
commit 72100ac7cff7485db3e869f1331caddb0bc21a24
Author: Daniel Stone <daniel@fooishbar.org>
Date: Wed Apr 20 12:25:28 2005 +0000
Fix includes right throughout the Xserver tree:
* change "foo.h" to <X11/foo.h> for core headers, e.g. X.h, Xpoll.h;
* change "foo.h", "extensions/foo.h" and "X11/foo.h" to
<X11/extensions/foo.h> for extension headers, e.g. Xv.h;
* change "foo.[ch]" to <X11/Xtrans/foo.[ch]> for Xtrans files.
commit c813bf655908cd72049f346919abbdff8365b944
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Apr 14 22:55:01 2005 +0000
Fix initial DDC parameters when validating modes.
commit e637630908f40f42367c94344d44918b6cdb0eb2
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Fri Apr 1 14:17:24 2005 +0000
Check the VESA BIOS scanline requirements and adjust the displayWidth
accordingly. Fixes an assumption that the screen width was always used as the
displayWidth.
commit 5090c8ba6778091aa4ce24b16b058d534ba78dc7
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Mar 21 21:20:39 2005 +0000
a one line fixup to the UseDDC code
commit 8bc9b0d7da5de9a3294687f450afb50452898c7d
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Mar 21 18:57:39 2005 +0000
Fix some bad alignment problems when allocating memory from
the end of AGP space.
Bugzilla #2764 (https://bugs.freedesktop.org/show_bug.cgi?id=2764)
commit 50a105e88cfdfc22fef8cfd2397fc5e9fae17663
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Mar 15 13:10:23 2005 +0000
LFP's may exist on Pipe A in older i830's. Check that case so that Panel ID can
be obtained and Xvideo is correctly setup for panel fitting.
commit eb8b5df739e7be4509423c2bf757a7df35ce02f6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Mar 15 11:32:10 2005 +0000
Enforce DDC monitor ranges usage if we have them and reject bad
modes. Use NoDDC option to override DDC timings. We currently
only use DS_RANGES, but could use other DDC information, as does
the common layer, to deduce the h/v ranges.
commit 49dcbacf7fa7f29d18c18eec7e2f99e859bf4c7e
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Mar 3 18:01:51 2005 +0000
Limit the maximum refresh rate to 85Hz and remove the bogus
100Hz and 120Hz settings as they don't match close enough and
are really unsupported.
commit 7eaf88d00d7539fde68422ae6566f23993aa2633
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Mar 1 19:53:28 2005 +0000
Fix an off by one error when scaling which caused occasional
overlay color lines at the far right and bottom of the window.
commit 28d65bceaec3ef636f0f5bdd03b38fd76f87c8c6
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Feb 10 13:16:08 2005 +0000
Fix unaligned YV12 videos that caused skew when playing.
commit 6352e65b9cd635e9f266e0e9ed64c5beae9e5c44
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Feb 10 10:41:20 2005 +0000
Fix pixmap cache corruption when Xv was in use due to a memory allocator
calculation problem.
commit f691f959213d3eb5c365edaf5a5a53fa96300491
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Feb 8 20:13:33 2005 +0000
Setup the Xv atoms correctly.
commit 31a4191a97f538b2c6d4b8036796f06443f783c1
Author: Egbert Eich <eich@suse.de>
Date: Mon Feb 7 11:56:31 2005 +0000
Check the pixel clock choosen for a specific refresh rate
against the maximally allowed pixel clock when choosing
mode lines for VBESetVBEMode() and VESA BIOS version >= 3.0
(Bugzilla #2486).
commit a103496e08f699b609be875827ecf1f3afa45e68
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Feb 1 19:47:32 2005 +0000
Check return value of i830InitDma() and fail to initialize the DRI
if that fails.
Also, check the DRM module name that it matches i915 and not the
older i830 driver which some people were still trying to use
and was causing Dma Initialization failures and lockups.
commit 7ff7cec9220815eb5f74cfd95860aaa5f1f263bd
Author: Egbert Eich <eich@suse.de>
Date: Mon Jan 24 15:02:17 2005 +0000
Unmap XCursor AGP memory on VT switch to prevent system from lockup
(Matthias Hopf).
commit d4c87adf6792ae9af641b9824c547d18cdd1e521
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Mon Jan 10 11:29:02 2005 +0000
Revert some changes to TweakMemorySize
commit 076c5116ae5eda1822da70184cbcc8942b470541
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Thu Jan 6 14:43:14 2005 +0000
Add:
- Intel i915GM support to 2D DDX and 3D Mesa drivers.
- PanelID identification
- DRI suspend/resume support
- Detection of monitor changes on VT switches
- Support custom video modes if available in the Video BIOS
- 3D enhancements:
* GL_ARB_texture_cube_map
* GL_EXT_blend_equation_separate
* GL_ATI_blend_equation_separate
* GL_ARB_point_parameters
* GL_NV_blend_square
* GL_EXT_cull_vertex
* GL_ARB_depth_texture
* GL_SGIX_depth_texture
* GL_ARB_shadow
* GL_EXT_shadow_funcs
* GL_3DFX_texture_compression_FXT1
By Tungsten Graphics, Keith Whitwell & Alan Hourihane.
commit edb9b6fde0948bb1121a8456500ef9f55f734376
Author: Adam Jackson <ajax@nwnk.net>
Date: Mon Jan 3 16:03:56 2005 +0000
Bug #1488: Fix crash on i830 during startup. (Eric Anholt)
commit 59cecb714b78f7f384c24bf159bd39c81e9c7ee1
Author: Markus Kuhn <Markus.Kuhn@cl.cam.ac.uk>
Date: Sat Dec 4 00:43:09 2004 +0000
Encoding of numerous files changed to UTF-8
commit c24b0e04f3a1b064412e0bea44c4af546ec9fb77
Author: Egbert Eich <eich@suse.de>
Date: Tue Nov 2 08:54:53 2004 +0000
Fixed KGA handling for i810. KGA handling for chips derived from C&T chips is
slightly different. The changes make the code consistent with the C&T (chips)
and i740 drivers.
commit 7ce4898ee319d149cf86e938e7257ea7490d327f
Author: Egbert Eich <eich@suse.de>
Date: Wed Oct 27 09:52:15 2004 +0000
Removing vtSema shilding of accel sync - should have been '&&' instead of '||'
anyway.
commit 88714c3b2274fcfe50837631b1d38a7cd96f692a
Author: Egbert Eich <eich@suse.de>
Date: Tue Oct 12 19:13:43 2004 +0000
Change order of SetDisplayDevice(), HWRestore(), UnbindGART() and
RestoreBIOSMemSize() to be exactly opposite to the Save procedure in EnterVT()
(Matthias Hopf, Alan Hourihane).
Fixed server crash on reset when a structure allocated in PreInit() was freed on
CloseScreen().
Fixed ring buffer lock ups that happened because the structure that contained
ringbuffer data was not zeroed after allocation.
Fixed numerous warnings due to signed unsigned comparisons.
commit 687298daed40aaade44e61342a9abe984088541b
Author: Egbert Eich <eich@suse.de>
Date: Mon Oct 11 09:58:04 2004 +0000
Checking if server isn't switched away before calling sync.
Sanity check for possible bugs in aother areas of the code.
Fixing default amount of of allocated video memory from AGP for i810: Use 16MB
if less than 192MB are installed else use 24MB (Matthias Hopf).
commit d2866271b8d42a0d44b65e30667adab96ac8fd54
Author: Adam Jackson <ajax@nwnk.net>
Date: Wed Sep 22 04:38:03 2004 +0000
Bug #1252, #1253, #1255, #1256: Various typo fixes from Dave Jones.
commit 88fd270d23ed1a1761cfdb98367c89ca89735b12
Author: Adam Jackson <ajax@nwnk.net>
Date: Fri Sep 17 03:04:51 2004 +0000
Bug #1192: Remove cfb support from drivers where its use is an option.
Delete xf24_32bpp, as s3virge was the last user. Fix up some comments
to refer to fb rather than cfb.
commit 9e8e19c6fde15fe5b9bb7532316dedeeca54b8d9
Author: Kevin E Martin <kem@redhat.com>
Date: Mon Aug 30 03:19:08 2004 +0000
Fix ARGB cursor problem on i810 (Bug #1195, Alan Hourihane).
commit 15c61546ea1a64d6c7dd60764164143ea7174123
Author: Kevin E Martin <kem@redhat.com>
Date: Thu Aug 26 05:10:56 2004 +0000
Fix i810 compilation without Xinerama (Bug #1180, Simon Schubert).
commit 828c0fb8050dcbed8026365cbcb17d4d4330c268
Author: Kevin E Martin <kem@redhat.com>
Date: Wed Aug 25 00:30:41 2004 +0000
Fix i810 driver startup on Sony VAIO laptop (Bug #1084, Dave Airlie).
commit c4626af83d760c2a6aae90ad478430eac1c4f4ea
Author: Egbert Eich <eich@suse.de>
Date: Fri Jul 30 21:36:40 2004 +0000
Do I810EmitFlush() during screen init to make sure 2D engine is in a sane state
(Peter Kunzmann).
commit e0e01b7d6188a83c7539256ac1710ace04ce132a
Author: Egbert Eich <eich@suse.de>
Date: Fri Jul 30 20:38:27 2004 +0000
add i845 to the list of chips that allow memory size tweaking.
commit 199620cdc924e6aa98683e305843ea91c7e1771d
Author: Adam Jackson <ajax@nwnk.net>
Date: Fri Jul 30 20:30:52 2004 +0000
Bug #400 (partial): Driver fixes for the dlloader. When using
dlloader, all framebuffer formats except cfb and the overlay modes
should work, and r128 and radeon need to be loaded from the ati
driver (both issues to be fixed soon). Tested on i740, s3virge,
mach64, tdfx, vesa, and vga drivers. elfloader users shouldn't be
affected.
commit 54e644ffbb63290b7e2ec51b041f5b2df26e164b
Author: Egbert Eich <eich@suse.de>
Date: Fri Jul 30 19:04:14 2004 +0000
Removed bugs on TweakMemorySize() which prevented it from working at all.
Initialized last element of BIOS version number string to 0 to avoid random
problems.
commit 3a3b00f18ac5edd7dfef06a96342c95f3cb97f79
Author: Kevin E Martin <kem@redhat.com>
Date: Fri Jul 30 04:44:13 2004 +0000
Fix "DoLoadableServer NO" build
commit 986bc24892e7ce3784fc723fda54b1f89dd75b66
Author: Egbert Eich <eich@suse.de>
Date: Tue Jul 6 14:37:47 2004 +0000
Increase default video RAM size to 16MB when DRI is enabled and more than 128MB
are available (Egbert Eich).
Fixed lockups during mode switch. Problem was introduced when attempting to copy
the behavior during LeaveVT()/EnterVT() but but forgetting to call
I810DRILeave() before I810DRIEnter(). The entire DRILeave()/Enter() scenario has
been commented out as it didn't seem to be necessary (Egbert Eich).
Fix TweakMemorySize() (tested with i855/i865) (Egbert Eich).
commit b7310758e60956a7de14dcf968bb713dfc56738f
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jun 22 15:12:42 2004 +0000
add CmdBuffer
commit 5ed7e6f8424236dd57d83f6ab1282693260969cb
Author: Alan Hourihane <alanh@fairlite.demon.co.uk>
Date: Tue Jun 22 14:28:46 2004 +0000
i915 support
Dual Head support for i830, i855, i915.
ARGB cursor support (including i810) for all chipsets.
commit a46e95722d3c2b9dfb9eacf9a390a7c47d427773
Author: Eric Anholt <anholt@freebsd.org>
Date: Wed Jun 16 19:16:54 2004 +0000
Mop-up from the DRI 20040613 import, taking care of some drm.h
header location and type changes, and update the ChangeLog.
commit 35a5cf103e9e41d178f980f685307f8c8063a006
Author: Eric Anholt <anholt@freebsd.org>
Date: Wed Jun 16 09:44:00 2004 +0000
Merge DRI-trunk-20040613 changes in programs/Xserver/hw/xfree86/drivers, with
the following notes:
- Savage and Mach64 (= ati/ati*.[ch] changes) DRI not merged due to insecurity.
- VIA driver converted to new drmContext and drmHandle names.
- Radeon driver merge conflicted in many places, and MergedFB at least could
probably use some checking at this point.
commit bec47f9369b6f02ce4537ab1ac547ba933609edc
Author: Eric Anholt <anholt@freebsd.org>
Date: Wed Jun 16 09:26:18 2004 +0000
DRI trunk-20040613 import
commit c5b1972b50a6dbe57c67d3cc88ae010386b908a6
Author: Eric Anholt <anholt@freebsd.org>
Date: Wed Jun 16 09:23:18 2004 +0000
DRI XFree86-4_3_99_12-merge import
commit 41eba03d0d62fe03a7b437c9c4914016c3125141
Author: Egbert Eich <eich@suse.de>
Date: Fri Apr 23 19:35:55 2004 +0000
Merging XORG-CURRENT into trunk
commit e27494f2a9262b6310c2f1e0a40c406f578fc693
Author: Egbert Eich <eich@suse.de>
Date: Sun Mar 14 08:33:22 2004 +0000
Importing vendor version xf86-4_4_99_1 on Sun Mar 14 00:26:39 PST 2004
commit 5ece535dc7f77185cc8c327a57ae3c02c8b9f918
Author: Egbert Eich <eich@suse.de>
Date: Wed Mar 3 12:12:19 2004 +0000
Importing vendor version xf86-4_4_0 on Wed Mar 3 04:09:24 PST 2004
commit ba904078dd22e013f4112479e7c2669c33e708a8
Author: Egbert Eich <eich@suse.de>
Date: Thu Feb 26 13:35:53 2004 +0000
readding XFree86's cvs IDs
commit 13ea363db30dc0010cd09df29df90074db77f646
Author: Egbert Eich <eich@suse.de>
Date: Thu Feb 26 09:23:19 2004 +0000
Importing vendor version xf86-4_3_99_903 on Wed Feb 26 01:21:00 PST 2004
commit 64b129e800d915f0d82a67ce0f8b1850e67012fc
Author: Egbert Eich <eich@suse.de>
Date: Thu Jan 29 08:08:35 2004 +0000
Importing vendor version xf86-012804-2330 on Thu Jan 29 00:06:33 PST 2004
commit 64d7bbf0ac060a57761aa2ecf21ddbe8169674c0
Author: Kaleb Keithley <kaleb@freedesktop.org>
Date: Fri Dec 19 20:55:10 2003 +0000
XFree86 4.3.99.902 (RC 2)
commit 418eaaee109acd3ea178b147dd29f90318d159f9
Author: Kaleb Keithley <kaleb@freedesktop.org>
Date: Thu Dec 4 22:03:17 2003 +0000
XFree86 4.3.99.901 (RC 1)
commit 72063c52b82faf80a0183f66d2fd5789def76d8f
Author: Kaleb Keithley <kaleb@freedesktop.org>
Date: Tue Nov 25 19:28:37 2003 +0000
XFree86 4.3.99.16
Bring the tree up to date for the Cygwin folks
commit e04a1a8f862eb63b546fb74e73ee602fefb82e00
Author: Kaleb Keithley <kaleb@freedesktop.org>
Date: Fri Nov 14 16:48:55 2003 +0000
XFree86 4.3.0.1
commit 3ad0d9a73bc0a4f3edb858d5f3a7c36827b7a429
Author: Kaleb Keithley <kaleb@freedesktop.org>
Date: Fri Nov 14 16:48:55 2003 +0000
Initial revision
|