diff options
| author | Jin Kyu Song <jin.kyu.song@intel.com> | 2013-10-23 18:39:03 -0700 |
|---|---|---|
| committer | Jin Kyu Song <jin.kyu.song@intel.com> | 2013-11-20 11:29:42 -0800 |
| commit | 267d0af79c7de8887ff1618e803cafa5a528a554 (patch) | |
| tree | 29b7cd0ce08337c9e9d3d92eeb21fa9aee8595ee /insns.dat | |
| parent | 22b1f082bd2f7b5ce4ccff5e7c89974d72f27191 (diff) | |
| download | nasm-267d0af79c7de8887ff1618e803cafa5a528a554.tar.gz nasm-267d0af79c7de8887ff1618e803cafa5a528a554.tar.bz2 nasm-267d0af79c7de8887ff1618e803cafa5a528a554.zip | |
PREFETCHWT1: Add a new instruction flag
PREFETCHWT1 instruction's CPUID was TBD before.
Now it has its new CPUID bit : PREFETCHWT1
Signed-off-by: Jin Kyu Song <jin.kyu.song@intel.com>
Diffstat (limited to 'insns.dat')
| -rw-r--r-- | insns.dat | 2 |
1 files changed, 1 insertions, 1 deletions
@@ -4146,7 +4146,7 @@ VSCATTERPF1DPD ymem64|mask [m:t1s: vsiby evex.512.66.0f38.w1 c6 /6 ] AVX51 VSCATTERPF1DPS zmem32|mask [m:t1s: vsibz evex.512.66.0f38.w0 c6 /6 ] AVX512PF,FUTURE VSCATTERPF1QPD zmem64|mask [m:t1s: vsibz evex.512.66.0f38.w1 c7 /6 ] AVX512PF,FUTURE VSCATTERPF1QPS zmem32|mask [m:t1s: vsibz evex.512.66.0f38.w0 c7 /6 ] AVX512PF,FUTURE -PREFETCHWT1 mem8 [m: 0f 0d /2 ] FUTURE +PREFETCHWT1 mem8 [m: 0f 0d /2 ] PREFETCHWT1,FUTURE ; MPX instructions BNDMK bndreg,mem32 [rm: o32 f3 0f 1b /r ] MPX,SD,FUTURE |