summaryrefslogtreecommitdiff
path: root/radeon/radeon_surface.c
AgeCommit message (Expand)AuthorFilesLines
2016-11-22libdrm: random typo fixesGrazvydas Ignotas1-1/+1
2016-09-05radeon: sync radeon_drm.h with the kernelMarek Olšák1-0/+8
2016-06-14radeon: use SAMPLE_SPLIT=2 for better MSAA perf on EG/CMMarek Olšák1-2/+4
2015-11-10radeon: Handle surface offsets exceeding 32 bits correctlyMichel Dänzer1-8/+9
2015-04-28drm: remove drm_public macroEmil Velikov1-4/+4
2015-04-28drm: rename libdrm{,_macros}.hEmil Velikov1-3/+3
2015-01-19radeon: align r600/700 fmask to 128 X blocks.Dave Airlie1-0/+2
2014-09-29radeon: Always multiply pitch_bytes by nsamples, not by slice_ptMichel Dänzer1-2/+2
2014-09-28radeon: use drm_mmap/drm_munmap wrappersEmil Velikov1-1/+0
2014-08-25radeon: Fix surf->bankh init by default value when surf->tile_split == 0Maks Naumov1-2/+2
2014-08-04radeon: Use symbol visibility.Maarten Lankhorst1-6/+14
2014-07-29radeon: fix typo in sample split / fixes MSAA on HawaiiMarek Olšák1-1/+1
2014-07-16radeon: Remove superfluous parentheses.Thomas Klausner1-9/+9
2014-05-02radeon: add Mullins chip familySamuel Li1-0/+1
2013-12-24radeon: avoid possible divide by 0 in surface managerAlex Deucher1-3/+3
2013-11-26radeon: Update unaligned offset for 2D->1D tiling transition on SIMichel Dänzer1-1/+1
2013-11-23radeon: handle P16 pipe configs for HawaiiMarek Olšák1-0/+6
2013-11-23radeon: don't overallocate stencil by 4 on SI and CIKMichel Dänzer1-2/+3
2013-11-23radeon: implement 2D tiling for CIKMarek Olšák1-13/+612
2013-11-23radeon: fix mipmap level 0 and 1 alignment for SI and CIKMichel Dänzer1-10/+12
2013-11-13radeon: add hawaii chip familyAlex Deucher1-0/+1
2013-09-29radeon: fix pitch alignment for non-power-of-two mipmaps on SIMarek Olšák1-3/+11
2013-09-18radeon: Fix tiling mode index for 1D tiled depth/stencil surfaces on CIKMichel Dänzer1-3/+12
2013-06-28radeon: add CIK chip familiesAlex Deucher1-0/+3
2013-05-15radeon: add RADEON_SURF_FMASK flag which disables 2D->1D tiling transitionMarek Olšák1-3/+6
2013-05-13radeon: add HAINAN familyAlex Deucher1-0/+1
2013-04-12radeon: add si tiling support v5Jerome Glisse1-45/+613
2013-03-07radeonsi: make sure tile_split field are not garbageJerome Glisse1-1/+7
2013-02-04radeon: add OLAND familyAlex Deucher1-0/+1
2013-01-18radeon: Fix 1D tiling layout on SI.Michel Dänzer1-23/+88
2012-10-26radeon: fix tile_split of 128-bit surface formats with 8x MSAAMarek Olšák1-0/+2
2012-10-06radeon: fix stencil miptree allocation of combined ZS buffers on EG and SIMarek Olšák1-76/+121
2012-10-06radeon: don't force stencil tile split to 0Marek Olšák1-2/+0
2012-10-03radeon: don't take the stencil-specific codepath for buffers without stencilMarek Olšák1-1/+1
2012-09-06radeon: Sampling pitch for non-mipmaps seems padded to slice alignment on SI.Michel Dänzer1-3/+8
2012-09-06radeon: Memory footprint of SI mipmap base level is padded to powers of two.Michel Dänzer1-3/+10
2012-09-05radeon: Fix layout of linear aligned mipmaps on SI.Michel Dänzer1-1/+123
2012-08-24radeon: align r600 msaa buffers to a multiple of macrotile size * num samplesMarek Olšák1-1/+1
2012-08-24radeon: fix allocation of MSAA surfaces on r600-r700Marek Olšák1-1/+1
2012-08-09radeon: tweak TILE_SPLIT for MSAA surfacesMarek Olšák1-6/+31
2012-08-09radeon: force 2D tiling for MSAA surfacesMarek Olšák1-2/+22
2012-08-09radeon: optimize allocation for depth w/o stencil and stencil w/o depth on EGMarek Olšák1-15/+8
2012-08-09radeon: simplify ZS buffer checking on r600Marek Olšák1-8/+1
2012-06-17radeon/surface: free version after using it.Dave Airlie1-0/+2
2012-06-12radeon: force 1D array mode for z/stencil surfaceJerome Glisse1-0/+37
2012-06-11radeon: enabled 2D tiling for evergreen only on fixed kernelJerome Glisse1-1/+1
2012-06-11radeon: always properly initialize stencil_offset fieldJerome Glisse1-3/+3
2012-06-07radeon: fall back to 1D tiling only with broken kernelsAlex Deucher1-7/+21
2012-05-16radeon: Add Southern Islands PCI IDs.Michel Dänzer1-0/+3
2012-03-20radeon: add TN surface supportAlex Deucher1-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-26 01:07:29 +0000