index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
target.h
Age
Commit message (
Expand
)
Author
Files
Lines
2018-10-17
Enable code to prevent bad byrefs on all platforms (#20446)
Bruce Forstall
1
-15
/
+0
2018-08-07
Add support to use an indirected address for JMP instructions to ARM64 (#19281)
David Wrighton
1
-0
/
+6
2018-08-03
Handle MovRelocatableImmediate on ARM32 as a special case (IF_T2_N3) (#19013)
Egor Chesakov
1
-2
/
+5
2018-07-26
Fix overallocation of arm64 small constant localloc
Bruce Forstall
1
-8
/
+3
2018-07-23
JIT: some lclvars related cleanup (#19077)
Andy Ayers
1
-3
/
+0
2018-07-18
Arm64: Fix handling of IP0 & IP1
Carol Eidt
1
-4
/
+7
2018-06-30
Remove unused Compiler members
Mike Danes
1
-4
/
+0
2018-06-07
Increase instrDesc::_idIns width on XARCH
Mike Danes
1
-4
/
+0
2018-05-30
Remove unused defines
Bruce Forstall
1
-76
/
+4
2018-05-22
Remove JIT LEGACY_BACKEND code (#18064)
Bruce Forstall
1
-394
/
+11
2018-04-19
[Arm64/Linux] Fix GenericPInvokeCalliHelper (#17659)
Steve MacLean
1
-2
/
+2
2018-04-17
Unix/x64 ABI cleanup
Carol Eidt
1
-5
/
+5
2018-04-14
Avoid creating illegal byref pointers (#17524)
Bruce Forstall
1
-0
/
+15
2018-03-30
Tighten arm32/arm64 write barrier kill reg sets
Bruce Forstall
1
-58
/
+94
2018-03-30
[arm32] Fixed RBM_PROFILER_* (#17291)
sergey ignatov
1
-0
/
+5
2018-03-28
Add crossbitness support to ClrJit:
Egor Chesakov
1
-0
/
+8
2018-01-10
Fix ARM GCStress hole with byref write barrier helper
Bruce Forstall
1
-6
/
+12
2017-11-17
Fix RyuJIT/arm32 GS cookie check before JMP call
Bruce Forstall
1
-0
/
+10
2017-11-06
ARM64: Fix two register selection issues
Carol Eidt
1
-1
/
+1
2017-10-25
Avoid allocating IP0 and IP1
Carol Eidt
1
-1
/
+0
2017-10-23
[Arm64] SIMD simple defines (#14628)
Steve MacLean
1
-0
/
+5
2017-10-20
Merge pull request #14606 from CarolEidt/Fix14591
Carol Eidt
1
-0
/
+1
2017-10-20
[RyuJIT/ARM32] Fast tail call: code generation (#14445)
Hyeongseok Oh
1
-0
/
+4
2017-10-19
LSRA Arm64 consistent reg sets
Carol Eidt
1
-0
/
+1
2017-10-03
remove FEATURE_AVX_SUPPORT flag
Fei Peng
1
-2
/
+2
2017-09-25
[Arm64] Use GTF_SET_FLAGS/GTF_USE_FLAGS
Steve MacLean
1
-1
/
+1
2017-09-22
Merge pull request #14139 from sdmaclea/PR-ARM64-EMIT-CBxZ-TBxZ
Brian Sullivan
1
-0
/
+3
2017-09-22
[Arm64] Add emitters for cbz, cbnz, tbz, or tbnz
Steve MacLean
1
-0
/
+3
2017-09-20
Merge pull request #13541 from hqueue/arm/ryujit/issue_12614_enable_unrolling...
Bruce Forstall
1
-0
/
+4
2017-09-13
[RyuJIT/ARM32] Enable unrolling for cpblk
Hyung-Kyu Choi
1
-0
/
+4
2017-09-05
implementing profiler ELT callbacks for AMD64 Linux (#12603)
sergey ignatov
1
-1
/
+8
2017-06-12
make REG_VIRTUAL_STUB_PARAM depended on Abi. (#12209)
Sergey Andreenko
1
-20
/
+0
2017-06-09
delete DECLARE_TYPED_ENUM (#12177)
Sergey Andreenko
1
-41
/
+41
2017-06-07
Make containedness explicit
Carol Eidt
1
-2
/
+11
2017-05-26
[RyuJIT/ARM32] Update RMB for helper function
Hyung-Kyu Choi
1
-2
/
+2
2017-05-23
[RyuJIT/ARM][LSRA] Update register mask for GC helper
Hyung-Kyu Choi
1
-1
/
+1
2017-05-12
Merge pull request #10972 from hqueue/arm/ryujit/lsra
Carol Eidt
1
-2
/
+2
2017-05-11
[RyuJIT/ARM32] Implement for GT_STORE_OBJ (#10721)
Sujin Kim
1
-0
/
+7
2017-05-09
Merge pull request #11406 from sdmaclea/PR-ARM64-ENABLE-FEATURE_TAILCALL_OPT
Bruce Forstall
1
-1
/
+1
2017-05-05
[Arm64/Unix] Enable FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP (#11375)
Steve MacLean
1
-1
/
+1
2017-05-04
[Arm64] Enable FEATURE_TAILCALL_OPT
Steve MacLean, Qualcomm Datacenter Technologies, Inc
1
-1
/
+1
2017-04-14
[Ryujit/ARM32] LSRA compute RegRecords for double register
Hyung-Kyu Choi
1
-2
/
+2
2017-04-07
Merge pull request #10656 from hseok-oh/ryujit/fix_10654
Bruce Forstall
1
-0
/
+4
2017-04-07
Use _TARGET_ARMARCH_
Hyeongseok Oh
1
-1
/
+0
2017-04-06
Modify THUNK_PARAM generated in SaveWork
Hyeongseok Oh
1
-0
/
+5
2017-04-05
Remove unused PREDICT_REG_RER_INDIRECT_PARAM define
Bruce Forstall
1
-1
/
+0
2017-03-13
Build Linux altjit for x86 and amd64 (#10120)
Bruce Forstall
1
-17
/
+3
2017-03-01
RyuJIT/ARM32: Enable P/Invoke lowering.
Mikhail Skvortcov
1
-1
/
+1
2017-02-23
Merge pull request #9681 from mskvortsov/ryujit-arm32-reload
Bruce Forstall
1
-0
/
+4
2017-02-23
RyuJIT/ARM32: Fix helper kill mask and call target consuming
Mikhail Skvortcov
1
-0
/
+4
[next]