summaryrefslogtreecommitdiff
path: root/src/jit/lsraarm64.cpp
AgeCommit message (Expand)AuthorFilesLines
2018-09-06Cleanup LinearScan::BuildCastMike Danes1-46/+2
2018-08-25Remove some GT_ASG_op leftovers (#18205)mikedn1-1/+1
2018-07-26Fix overallocation of arm64 small constant locallocBruce Forstall1-4/+4
2018-07-03Build uses for atomic opsCarol Eidt1-13/+19
2018-06-27Merge pull request #18130 from sdmaclea/PR-ARM64-JIT-Use-LSE-AtomicsBrian Sullivan1-23/+37
2018-06-14fix the desktop build break (#18475)Sergey Andreenko1-1/+2
2018-06-14[Windows|Arm64|Vararg] Add FEATURE_ARG_SPLIT (#18346)Jarret Shook1-0/+6
2018-06-07[Arm64] JIT generate LSE AtomicsSteve MacLean1-23/+37
2018-06-02Moving the simdSizeOfHWIntrinsic and numArgsOfHWIntrinsic methods to be stati...Tanner Gooding1-1/+1
2018-06-02Moving the getHWIntrinsicInfo and getHWIntrinsicName methods to be static met...Tanner Gooding1-1/+1
2018-06-02Moving the xarch HWIntrtinsicInfo type into its own header file.Tanner Gooding1-1/+1
2018-05-25delete unused variables from jit (#18121)Sergey Andreenko1-4/+1
2018-05-23Create RefPositions without TreeNodeInfo (#16517)Carol Eidt1-310/+439
2018-05-22Remove JIT LEGACY_BACKEND code (#18064)Bruce Forstall1-4/+0
2018-03-24[RyuJit/ARM] Fix lsra BuildShiftRotate (#17103)Sergey Andreenko1-7/+4
2018-03-14Mark operands of dead FIELD_LIST as unusedCarol Eidt1-1/+6
2018-02-28ARM64 SHA1 Crypto intrinsics implementationDebayan Ghosh1-0/+32
2018-02-16Don't set delayRegFree if no targetCarol Eidt1-7/+13
2018-02-09[Arm64] Implement Simd.InsertSteve MacLean1-0/+1
2018-02-01Merge pull request #16092 from CarolEidt/RefactorRefBuildingCarol Eidt1-96/+25
2018-02-01Refactor RefPosition and Interval BuildingCarol Eidt1-96/+25
2018-02-01[Arm64] Implement Simd.BitwiseSelectSteve MacLean1-4/+24
2018-02-01[Arm64] Implement Simd.ExtractSteve MacLean1-0/+15
2018-01-31Delete GenTreePtr. (#16027)Sergey Andreenko1-5/+5
2018-01-26[Arm64] Initial HWIntrinsic implementationSteve MacLean1-0/+27
2018-01-24Disable the ConvertToUInt intrinsics by removing them from simdintrinsiclist.hCarol Eidt1-2/+0
2017-12-18Eliminate gtLsraInfo from GenTreeCarol Eidt1-124/+155
2017-12-08[Arm64] SIMDIntrinsicGetItem contain mem op1Steve MacLean1-8/+26
2017-11-20[Arm64] SIMD fix SIMDIntrinsicSet* op2 lifeSteve MacLean1-4/+4
2017-11-10[ARM64] genSIMDIntrinsicInit contain 0Steve MacLean1-1/+4
2017-11-02[Arm64] SIMDIntrinsicGetItemSteve MacLean1-1/+15
2017-10-23[Arm64] SIMD lsra (#14631)Steve MacLean1-1/+142
2017-10-18Ifdef out legacy uses of GT_ASG_op (#14384)mikedn1-2/+0
2017-10-17Arm64: Use op2 type for LOCKADDCarol Eidt1-1/+1
2017-10-16Merge pull request #14350 from CarolEidt/LsraInfoCleanupCarol Eidt1-1/+14
2017-10-11Cleanup of Lowering & LsraInfoCarol Eidt1-1/+14
2017-10-05[Arm64] Respond to feedbackSteve MacLean1-2/+6
2017-10-04[Arm64] Implement GT_XADD, GT_XCHG, GT_CMPXCHG ...Steve MacLean1-6/+32
2017-09-26[Arm64] Add GT_JCMP nodeSteve MacLean1-0/+1
2017-09-22[Arm64] Add Floor/Ceiling intrinsics (#14132)Steve MacLean1-2/+2
2017-09-15[Arm/Arm64] LowerCast remove small int widen castSteve MacLean1-11/+1
2017-09-13Merge pull request #13799 from sdmaclea/PR-ARM64-Transform-AND-CMPJoseph Tremoulet1-0/+2
2017-09-12Merge pull request #13715 from CarolEidt/LsraInfoInLsraCarol Eidt1-0/+4
2017-09-05Transform AND-CMP to TSTMike Danes1-0/+2
2017-08-30Merge pull request #13690 from CarolEidt/NullcheckNotContainedCarol Eidt1-0/+1
2017-08-30Merge pull request #13701 from pgavlin/IndexAddr2Pat Gavlin1-0/+6
2017-08-30Do TreeNodeInfoInit in buildIntervalsCarol Eidt1-0/+4
2017-08-30Revert commit bec6ac10f3968a8f699aad6233657ac59df37a73.Pat Gavlin1-0/+6
2017-08-30Assert that Nullcheck child is not containedCarol Eidt1-0/+1
2017-08-30Merge pull request #13677 from hseok-oh/ryujit/fix_13675Carol Eidt1-3/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 16:49:48 +0000