index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
lsra.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-25
[JIT/x86] Fix LinearScan::allocateRegisters (#26649)
Konstantin Baladurin
1
-1
/
+1
2020-03-25
Linux/x86: fix build (#26594)
Konstantin Baladurin
1
-0
/
+2
2019-06-27
Don't reload or spill for keepAliveThis (#25441)
Carol Eidt
1
-0
/
+2
2019-05-22
Fix x86 synchronized method (#24703)
Carol Eidt
1
-1
/
+48
2019-05-07
Merge pull request #23587 from BrianBohe/brbohe/moving_variableLiveRange
Sergey Andreenko
1
-1
/
+1
2019-04-22
Fix Arm64 UpperVector save/restore (#24043)
Carol Eidt
1
-64
/
+103
2019-04-16
Arm64 vector ABI (#23675)
Carol Eidt
1
-1
/
+1
2019-04-15
Fix lsraBlockEpoch check.
Sergey Andreenko
1
-7
/
+17
2019-04-12
Don't Free UpperVector (#23889)
Carol Eidt
1
-21
/
+26
2019-04-04
Improve Upper Vector Save/Restore (#23344)
Carol Eidt
1
-96
/
+311
2019-04-01
LSRA cleanup (#23617)
Carol Eidt
1
-60
/
+100
2019-03-29
Moving VariableLiveRanges classes outside Compiler class
Brian Bohe
1
-1
/
+1
2019-03-29
A new way of tracking variables (#23373)
Brian Bohe
1
-0
/
+9
2019-02-02
Spill tree temp large vectors around calls (#22311)
Carol Eidt
1
-11
/
+52
2019-02-02
Propagate preferences (#19429)
Carol Eidt
1
-65
/
+93
2018-10-31
Arm32: Handle live-out double reg in resolution
Carol Eidt
1
-4
/
+9
2018-10-30
Fix `JitStressRegs=0x1` issue with `RefTypeUpperVectorSaveDef`. (#20623)
Sergey Andreenko
1
-0
/
+1
2018-10-17
Delete `FixupIfSIMDLocal`. (#20360)
Sergey Andreenko
1
-3
/
+3
2018-09-20
Handle partial multireg COPY
Carol Eidt
1
-0
/
+10
2018-08-28
Handle multiReg COPY
Carol Eidt
1
-22
/
+33
2018-08-25
Remove some GT_ASG_op leftovers (#18205)
mikedn
1
-1
/
+1
2018-08-22
define FMT_BB as "BB%02u" and use it uniformly in the codebase
Brian Sullivan
1
-15
/
+15
2018-08-21
Cleanup unnecessary casts in roundUp
Egor Chesakov
1
-1
/
+1
2018-07-19
Merge pull request #18999 from CarolEidt/Fix16359
Carol Eidt
1
-9
/
+2
2018-07-18
JIT: force all local var ref counts to be accessed via API (#18979)
Andy Ayers
1
-12
/
+12
2018-07-18
Arm64: Fix handling of IP0 & IP1
Carol Eidt
1
-9
/
+2
2018-07-16
Ensure BuildUse uses the correct reg number
Carol Eidt
1
-1
/
+1
2018-07-10
Merge pull request #18805 from CarolEidt/Fix18746
Carol Eidt
1
-0
/
+2
2018-07-06
Don't change PUTARG_REG type on arm64
Carol Eidt
1
-0
/
+2
2018-07-03
Merge pull request #18504 from mikedn/comp-small
Bruce Forstall
1
-4
/
+4
2018-07-03
Remove Interval::isMultiReg
Carol Eidt
1
-18
/
+1
2018-06-30
Move temp info from Compiler to RegSet
Mike Danes
1
-4
/
+4
2018-06-30
Pass CompAllocator by value (#15025)
mikedn
1
-5
/
+2
2018-06-29
Corrected a few typos in the documentation and comments (#18706)
Phil Garcia
1
-6
/
+6
2018-06-28
LSRA: fix multi-reg ops under FIELD_LIST
Carol Eidt
1
-0
/
+4
2018-06-14
[Windows|Arm64|Vararg] Add FEATURE_ARG_SPLIT (#18346)
Jarret Shook
1
-6
/
+10
2018-06-13
Fix enregistered lclFld bug (#18418)
Carol Eidt
1
-115
/
+98
2018-05-24
Typo (#18122)
John Doe
1
-2
/
+2
2018-05-23
Create RefPositions without TreeNodeInfo (#16517)
Carol Eidt
1
-199
/
+59
2018-05-22
Remove JIT LEGACY_BACKEND code (#18064)
Bruce Forstall
1
-6
/
+1
2018-03-30
Tighten arm32/arm64 write barrier kill reg sets
Bruce Forstall
1
-3
/
+3
2018-03-28
Merge pull request #17126 from CarolEidt/Fix545500
Carol Eidt
1
-3
/
+44
2018-03-27
Fix comment
Carol Eidt
1
-1
/
+3
2018-03-26
Fix condition
Carol Eidt
1
-2
/
+16
2018-03-23
Merge pull request #17072 from CarolEidt/Fix545505
Carol Eidt
1
-17
/
+36
2018-03-22
ARM: correctly unassign constant double
Carol Eidt
1
-4
/
+2
2018-03-22
ARM: Fix reg resolution for doubles
Carol Eidt
1
-3
/
+28
2018-03-21
Fix release build
Carol Eidt
1
-1
/
+1
2018-03-21
Remove REG_OPT_RSVD from LSRA's candidate masks if it's reserved.
Carol Eidt
1
-16
/
+24
2018-03-20
ARM: call compRsvdRegCheck later
Carol Eidt
1
-1
/
+12
[next]