index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
lower.h
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-29
Remove relocations for vtable chunks (#17147)
Gleb Balykov
1
-0
/
+6
2018-06-13
Fix enregistered lclFld bug (#18418)
Carol Eidt
1
-0
/
+17
2018-06-01
Updating the x86 hwintrinsic code to better check for containment support.
Tanner Gooding
1
-1
/
+1
2018-02-03
Updating the HWIntrinsic codegen to support marking LoadVector128 and LoadAli...
Tanner Gooding
1
-5
/
+10
2018-01-31
Delete GenTreePtr. (#16027)
Sergey Andreenko
1
-11
/
+11
2018-01-24
Delete Ptr typedefs from jit src. (#15983)
Sergey Andreenko
1
-1
/
+1
2017-12-27
Adding basic containment analysis support for hardware intrinsics.
Tanner Gooding
1
-0
/
+6
2017-12-18
Eliminate gtLsraInfo from GenTree
Carol Eidt
1
-18
/
+7
2017-12-11
Merge pull request #15454 from mikedn/lower-cmp-minopts
Bruce Forstall
1
-1
/
+5
2017-12-09
Disable LowerCompare optimizations in minopts
Mike Danes
1
-1
/
+5
2017-12-06
Fix GT_FIELD_LIST double passed as int
Carol Eidt
1
-1
/
+1
2017-11-19
Use BT in switch lowering
Mike Danes
1
-0
/
+3
2017-11-01
[RyuJit/ARMARCH] lower arg with list of float fields. (#14753)
Sergey Andreenko
1
-1
/
+6
2017-10-30
delete unused functions and arguments in lower. (#14726)
Sergey Andreenko
1
-8
/
+2
2017-10-02
Move JCMP transform to LowerJTrue
Mike Danes
1
-0
/
+1
2017-10-02
Reimplement compare flags reuse using SETCC/JCC
Mike Danes
1
-1
/
+1
2017-08-30
Do TreeNodeInfoInit in buildIntervals
Carol Eidt
1
-1
/
+0
2017-08-25
PR Feedback and formatting
Carol Eidt
1
-0
/
+6
2017-08-25
Move TreeNodeInfoInit to LinearScan
Carol Eidt
1
-62
/
+7
2017-08-16
Move Containment Analysis to Lowering
Carol Eidt
1
-26
/
+82
2017-08-08
Merge pull request #12168 from gbalykov/remove-relocations-readonly
Bruce Forstall
1
-0
/
+6
2017-07-24
Don't map P-DEP SIMD12 local vars to SIMD16 on x64
Andy Ayers
1
-1
/
+1
2017-07-12
Remove unused GT_PHYSREGDST node
Carol Eidt
1
-5
/
+0
2017-07-11
Merge pull request #12680 from CarolEidt/RefactorContain
Carol Eidt
1
-2
/
+30
2017-07-11
Extract Lowering of SIMD12 locals
Carol Eidt
1
-0
/
+2
2017-07-10
Extract containment analysis
Carol Eidt
1
-2
/
+30
2017-07-10
Remove relocations for MethodTable's vtable-1st-level-indirection
Gleb Balykov
1
-0
/
+6
2017-07-07
Move StoreLoc type widening to Lowering
Carol Eidt
1
-0
/
+10
2017-06-28
[RyuJIT/ARM32] Enable passing large split struct argument (#12050)
Hyeongseok Oh
1
-0
/
+3
2017-06-23
Mark lvDoNotEnregister lclVars as contained
Carol Eidt
1
-0
/
+2
2017-06-23
# This is a combination of 2 commits.
Carol Eidt
1
-1
/
+1
2017-06-13
Missing override keyword to DoPhase
Kyungwoo Lee
1
-1
/
+1
2017-06-07
Do unsigned magic division
Mike Danes
1
-1
/
+1
2017-05-25
Make untracked lclVars contained
Carol Eidt
1
-0
/
+3
2017-05-22
Merge pull request #11750 from pgavlin/gh11734
Pat Gavlin
1
-6
/
+10
2017-05-22
Use operator/operand size for legality checks.
Pat Gavlin
1
-2
/
+4
2017-05-19
Fix legality checks in SetRegOptionalForBinOp.
Pat Gavlin
1
-6
/
+8
2017-05-14
Removes unnecessary shift count masking
Mike Danes
1
-0
/
+1
2017-02-25
Refactor register arg handling in TreeNodeInfoInit.
Pat Gavlin
1
-0
/
+2
2017-02-08
Add gtGetOp2IfPresent()
Bruce Forstall
1
-1
/
+1
2017-02-02
Refactor TreeNodeInfoInit
Carol Eidt
1
-4
/
+11
2017-01-20
Implement NYI(Cast) of codegen for Ryujit ARM32
Yongseop Kim
1
-2
/
+0
2017-01-10
rename, use getSIMDInstructionSet()
Li Tian
1
-1
/
+1
2017-01-08
Remove AVX/SSE transition penalties
Li Tian
1
-0
/
+1
2016-12-22
ARM: A step towards the RyuJIT/ARM32 backend.
Mikhail Skvortcov
1
-0
/
+3
2016-10-12
Fix assertion regarding byteable xor reg,reg when ngen'ing desktop mscorlib
Bruce Forstall
1
-0
/
+2
2016-10-10
Merge pull request #7518 from adiaaida/cmpByteable
Michelle McDaniel
1
-0
/
+4
2016-10-10
Force byteable register for CMP if op2 is CNS_INT
Michelle McDaniel
1
-0
/
+4
2016-10-10
Address PR feedback.
Pat Gavlin
1
-2
/
+2
2016-09-28
Fix lowering's containment analysis.
Pat Gavlin
1
-4
/
+7
[next]