index
:
platform/upstream/coreclr
accepted/tizen_4.0_base
accepted/tizen_4.0_unified
accepted/tizen_5.0_base
accepted/tizen_5.5_unified
accepted/tizen_5.5_unified_mobile_hotfix
accepted/tizen_5.5_unified_wearable_hotfix
accepted/tizen_6.0_unified
accepted/tizen_6.0_unified_hotfix
accepted/tizen_6.5_unified
accepted/tizen_base
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_unified
asoldatov
backup/release/2.0.0_tizen/20170828
backup/release/2.0.0_tizen/20170906
backup/tizen_5.5/20190304
backup/tizen_base_2.0.0
backup/tizen_base_2.1.1-upd2
master
origin/backup/release/2.0.0_tizen_4.0/20170908
sandbox/adrob/asan
sandbox/adrob/asan.old
sandbox/akazmin/asan_annotate_buff
sandbox/ches01/asan
sandbox/ches01/asan_ARM
sandbox/ches01/asan_ARM_v2
sandbox/ches01/asan_amd64
sandbox/ches01/asan_amd64_intel_syntax
sandbox/ches01/asan_amd64_v2
sandbox/ches01/integrate-libasansi
sandbox/ches01/integrate-libasansi_debug
sandbox/ches01/integrate-libasansi_debug_v2
sandbox/denis13/gcc6x
sandbox/dkson95/clang
sandbox/dkson95/gcc_6_2_1
sandbox/dkson95/hardfp
sandbox/dkson95/hardfp_rebase
sandbox/dkson95/integrate-libasansi
sandbox/dkson95/tizen
sandbox/giuliana/fix_llvm_path
sandbox/giuliana/gcc_6_2_1
sandbox/giuliana/x86_baselibs
sandbox/jaehun77/hardfp
sandbox/mkashkarov/debug_build
sandbox/mkashkarov/test
sandbox/mkashkarov/tizen_6.0_build
sandbox/nmerinov/llvm
sandbox/vbarinov/clean-clang
sandbox/wangbiao/rpm_upgrade
tc
tizen
tizen_4.0
tizen_4.0_base
tizen_4.0_tv
tizen_5.0_base
tizen_5.5
tizen_5.5_mobile_hotfix
tizen_5.5_tv
tizen_5.5_wearable_hotfix
tizen_6.0
tizen_6.0_hotfix
tizen_6.5
tizen_base
Domain: Dotnet / Core; Licenses: MIT;
Alexander Soldatov <soldatov.a@samsung.com>, Dmitri Botcharnikov <dmitry.b@samsung.com>, Igor Kulaychuk <i.kulaychuk@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
jit
/
instr.cpp
Age
Commit message (
Expand
)
Author
Files
Lines
2019-06-05
Zero initReg in genSetGSSecurityCookie (#24371)
Egor Chesakov
1
-33
/
+0
2019-05-29
Sort out ARM load/store instruction size issues (#20126)
mikedn
1
-10
/
+1
2019-05-02
Adding more coverage for the AES hwintrinsic tests. (#24335)
Tanner Gooding
1
-6
/
+0
2019-04-02
Updating the HWIntrinsic x86 codegen to handle indir nodes. (#23629)
Tanner Gooding
1
-11
/
+26
2019-03-26
Handle addressing modes for HW intrinsics (#22944)
Carol Eidt
1
-1
/
+120
2018-11-10
Change jpe/jpo to jp/jnp
Mike Danes
1
-4
/
+4
2018-09-08
Move FP DIV/MUL handling to genCodeForBinary
Mike Danes
1
-6
/
+0
2018-08-27
Merging the instrsxarch fp, rf, and wf parameters into a single flags parameter
Tanner Gooding
1
-6
/
+10
2018-08-20
Stop using size_t for passing immediate values in CodeGen CodeGenInterface (#...
Egor Chesakov
1
-19
/
+20
2018-08-07
Add support to use an indirected address for JMP instructions to ARM64 (#19281)
David Wrighton
1
-0
/
+11
2018-06-02
JIT: Eliminate RegTracker (#18179) (#18230)
Andrew Au
1
-4
/
+4
2018-05-22
Remove JIT LEGACY_BACKEND code (#18064)
Bruce Forstall
1
-1899
/
+22
2018-01-31
Delete GenTreePtr. (#16027)
Sergey Andreenko
1
-30
/
+30
2018-01-14
Adding SSE4.1 intrinsic support for Round, Ceiling, and Floor.
Tanner Gooding
1
-1
/
+2
2017-12-12
Use macro _countof instead of explicit sizeof(arr) / sizeof(arr[0]) or sizeof...
Egor Chesakov
1
-2
/
+2
2017-11-14
Change VEX-encoding selection to avoid AVX-SSE transition penalties
Fei Peng
1
-2
/
+2
2017-11-06
[ARM64] SIMD ins_Move_Extend
Steve MacLean
1
-2
/
+4
2017-10-24
Merge pull request #14658 from mikedn/legacy-reg-track
Bruce Forstall
1
-11
/
+2
2017-10-24
Ifdef out legacy RegTracker code
Mike Danes
1
-11
/
+2
2017-10-23
[Arm64] SIMD ins_Load (#14636)
Steve MacLean
1
-0
/
+2
2017-10-19
Merge pull request #14582 from briansull/cleanup-iconhdl
Brian Sullivan
1
-21
/
+3
2017-10-18
Clang format fixes
Brian Sullivan
1
-1
/
+1
2017-10-18
Ifdef out legacy uses of GT_ASG_op (#14384)
mikedn
1
-5
/
+16
2017-10-18
Removed unused fields of Icon nodes
Brian Sullivan
1
-21
/
+3
2017-10-03
remove FEATURE_AVX_SUPPORT flag
Fei Peng
1
-1
/
+1
2017-09-26
[RyuJIT/armarch] Put arguments with GT_BITCAST
Hanjoung Lee
1
-4
/
+22
2017-08-07
Fix VSO 469210.
Pat Gavlin
1
-1
/
+1
2017-07-21
Lock the the dest reg in `inst_RV_TT` if necessary.
Pat Gavlin
1
-1
/
+18
2017-06-07
Make containedness explicit
Carol Eidt
1
-41
/
+50
2017-06-01
[Arm64] Use half barriers for IL Volatile implementation
Steve MacLean
1
-1
/
+5
2017-05-23
Merge pull request #11366 from ruben-ayrapetyan/remove-zap-code-relocs-for-li...
Bruce Forstall
1
-2
/
+1
2017-05-15
Change relocations in ngen-ed code with PC-relative constants for Linux ARM32.
Ruben Ayrapetyan
1
-2
/
+1
2017-05-11
Un-clang-format GTF_ flags
Bruce Forstall
1
-5
/
+3
2017-04-20
[x86/Linux] Relax inst_JMP assert condition (#11062)
Jonghyun Park
1
-1
/
+8
2017-04-07
Remove RELOC_SUPPORT define
Bruce Forstall
1
-6
/
+1
2017-03-13
Convert GenTree* to GenTreeCall* as much as possible (#10132)
Bruce Forstall
1
-7
/
+5
2017-03-06
Un-clang-format-horrible-ify emitIns_Call() and genEmitCall()
Bruce Forstall
1
-11
/
+39
2017-02-22
Updating codegenxarch to support single-precision CORINFO_INTRINSIC_Sqrt
Tanner Gooding
1
-1
/
+5
2017-02-12
Windows/Arm32: Fix a build break.
Mikhael Skvortsov
1
-9
/
+0
2017-02-09
Address the feedback.
Mikhail Skvortcov
1
-6
/
+2
2017-02-09
RyuJIT/ARM32: enable DecomposeLongs phase
Mikhail Skvortcov
1
-2
/
+6
2017-02-05
Enable SIMD for RyuJIT/x86
Bruce Forstall
1
-0
/
+12
2016-12-02
RyuJIT/x86: Implement TYP_SIMD12 support
Bruce Forstall
1
-6
/
+4
2016-11-29
Fix various disassembly issues
Mike Danes
1
-2
/
+0
2016-10-27
Introduce new CORJIT_FLAGS type
Bruce Forstall
1
-1
/
+1
2016-08-11
Reformat jit sources with clang-tidy and format
Michelle McDaniel
1
-1268
/
+1247
2016-07-29
Massage code for clang-format
Michelle McDaniel
1
-0
/
+9
2016-07-26
Enable multireg returns on Arm64
Brian Sullivan
1
-7
/
+7
2016-06-08
Add support for multi-dimensional array initialization
Mike Danes
1
-2
/
+1
2016-05-16
Disable RegPair for x86 Longs
Michelle McDaniel
1
-4
/
+9
[next]