diff options
| author | Bruce Forstall <brucefo@microsoft.com> | 2016-12-14 18:03:20 -0800 |
|---|---|---|
| committer | Bruce Forstall <brucefo@microsoft.com> | 2017-02-05 21:23:02 -0800 |
| commit | cacb79692c4db6c4dded4d8f6a55e7fd8fa11d3a (patch) | |
| tree | 8c3ef8163e7a994a55cd65d1a57d9dd9dc783de0 /src/jit/jitconfigvalues.h | |
| parent | df659fc58c602eb079d3620e9e9925d3c78318f4 (diff) | |
| download | coreclr-cacb79692c4db6c4dded4d8f6a55e7fd8fa11d3a.tar.gz coreclr-cacb79692c4db6c4dded4d8f6a55e7fd8fa11d3a.tar.bz2 coreclr-cacb79692c4db6c4dded4d8f6a55e7fd8fa11d3a.zip | |
Enable SIMD for RyuJIT/x86
This change implements support for Vector<long>, handling
SIMDIntrinsicInit, which takes a LONG, and decomposition of
SIMDIntrinsicGetItem, which produces a LONG.
It also enables SIMD, including AVX, by default for RyuJIT/x86.
Diffstat (limited to 'src/jit/jitconfigvalues.h')
| -rw-r--r-- | src/jit/jitconfigvalues.h | 15 |
1 files changed, 8 insertions, 7 deletions
diff --git a/src/jit/jitconfigvalues.h b/src/jit/jitconfigvalues.h index b25f5aa1e0..4623fe8268 100644 --- a/src/jit/jitconfigvalues.h +++ b/src/jit/jitconfigvalues.h @@ -204,13 +204,14 @@ CONFIG_INTEGER(AltJitAssertOnNYI, W("AltJitAssertOnNYI"), 1) // Controls the Alt CONFIG_INTEGER(EnableSSE3_4, W("EnableSSE3_4"), 1) // Enable SSE3, SSSE3, SSE 4.1 and 4.2 instruction set as default #endif -#if defined(_TARGET_AMD64_) -CONFIG_INTEGER(EnableAVX, W("EnableAVX"), 1) // Enable AVX instruction set for wide operations as default. -// When both AVX and SSE3_4 are set, we will use the most capable instruction set available -// which will prefer AVX over SSE3/4. -#else // !defined(_TARGET_AMD64_) -CONFIG_INTEGER(EnableAVX, W("EnableAVX"), 0) // Enable AVX instruction set for wide operations as default -#endif // defined(_TARGET_AMD64_) +#if defined(_TARGET_AMD64_) || defined(_TARGET_X86_) +// Enable AVX instruction set for wide operations as default. When both AVX and SSE3_4 are set, we will use the most +// capable instruction set available which will prefer AVX over SSE3/4. +CONFIG_INTEGER(EnableAVX, W("EnableAVX"), 1) +#else // !defined(_TARGET_AMD64_) && !defined(_TARGET_X86_) +// Enable AVX instruction set for wide operations as default +CONFIG_INTEGER(EnableAVX, W("EnableAVX"), 0) +#endif // !defined(_TARGET_AMD64_) && !defined(_TARGET_X86_) #if !defined(DEBUG) && !defined(_DEBUG) CONFIG_INTEGER(JitEnableNoWayAssert, W("JitEnableNoWayAssert"), 0) |