summaryrefslogtreecommitdiff
path: root/src/jit/emitxarch.h
diff options
context:
space:
mode:
authorFei Peng <fei.peng@intel.com>2017-10-30 11:32:08 -0700
committerFei Peng <fei.peng@intel.com>2017-10-30 11:32:08 -0700
commit5b2dcd482b3527105d3c5db24141716ff95dd855 (patch)
treee1bdf1c77ace6b2ddb08499c577101601fb5568c /src/jit/emitxarch.h
parentfb4af6c2908b633b200b556986815781f2139f4e (diff)
downloadcoreclr-5b2dcd482b3527105d3c5db24141716ff95dd855.tar.gz
coreclr-5b2dcd482b3527105d3c5db24141716ff95dd855.tar.bz2
coreclr-5b2dcd482b3527105d3c5db24141716ff95dd855.zip
Rename and simplify SSE3_4 to SSE4
Diffstat (limited to 'src/jit/emitxarch.h')
-rw-r--r--src/jit/emitxarch.h10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/jit/emitxarch.h b/src/jit/emitxarch.h
index 25053b3e49..f7e1e6bb7f 100644
--- a/src/jit/emitxarch.h
+++ b/src/jit/emitxarch.h
@@ -94,14 +94,14 @@ code_t AddRexXPrefix(instruction ins, code_t code);
code_t AddRexBPrefix(instruction ins, code_t code);
code_t AddRexPrefix(instruction ins, code_t code);
-bool useSSE3_4Encodings;
-bool UseSSE3_4()
+bool useSSE4Encodings;
+bool UseSSE4()
{
- return useSSE3_4Encodings;
+ return useSSE4Encodings;
}
-void SetUseSSE3_4(bool value)
+void SetUseSSE4(bool value)
{
- useSSE3_4Encodings = value;
+ useSSE4Encodings = value;
}
bool EncodedBySSE38orSSE3A(instruction ins);
bool Is4ByteSSE4Instruction(instruction ins);