summaryrefslogtreecommitdiff
path: root/src/jit/emitxarch.h
diff options
context:
space:
mode:
authorTanner Gooding <tagoo@outlook.com>2017-12-14 21:41:03 -0800
committerTanner Gooding <tagoo@outlook.com>2018-01-16 16:04:13 -0800
commit402550ca34e814d6fe8fc38c4f189d0aed82efeb (patch)
tree46bfc3a67c6fa6e67e2958fda7bc5cdf6ba771f5 /src/jit/emitxarch.h
parent1cb5722400d6a29117f02507249e499dd2b2bd9d (diff)
downloadcoreclr-402550ca34e814d6fe8fc38c4f189d0aed82efeb.tar.gz
coreclr-402550ca34e814d6fe8fc38c4f189d0aed82efeb.tar.bz2
coreclr-402550ca34e814d6fe8fc38c4f189d0aed82efeb.zip
Adding support for the SSE compare eq, gt, ge, lt, le, ne, ord, and unord intrinsics
Diffstat (limited to 'src/jit/emitxarch.h')
-rw-r--r--src/jit/emitxarch.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/jit/emitxarch.h b/src/jit/emitxarch.h
index 119ac0dc3e..e8097a491e 100644
--- a/src/jit/emitxarch.h
+++ b/src/jit/emitxarch.h
@@ -446,6 +446,7 @@ void emitIns_SIMD_R_R_C(
instruction ins, regNumber reg, regNumber reg1, CORINFO_FIELD_HANDLE fldHnd, int offs, var_types simdtype);
void emitIns_SIMD_R_R_R(instruction ins, regNumber reg, regNumber reg1, regNumber reg2, var_types simdtype);
void emitIns_SIMD_R_R_S(instruction ins, regNumber reg, regNumber reg1, int varx, int offs, var_types simdtype);
+void emitIns_SIMD_R_R_R_I(instruction ins, regNumber reg, regNumber reg1, regNumber reg2, int ival, var_types simdtype);
#endif
#if FEATURE_STACK_FP_X87