summaryrefslogtreecommitdiff
path: root/sim/m32c/ChangeLog
diff options
context:
space:
mode:
authorDJ Delorie <dj@redhat.com>2006-03-14 03:34:28 +0000
committerDJ Delorie <dj@redhat.com>2006-03-14 03:34:28 +0000
commit727b6b4b411c55d0d6719556bcf6a5da5c54adb6 (patch)
treef356cad6da3037f2447b33a9a826b98f4d25c0c7 /sim/m32c/ChangeLog
parent1f810f7808a9364811ec4e9494eb5fc8daafe232 (diff)
downloadbinutils-727b6b4b411c55d0d6719556bcf6a5da5c54adb6.tar.gz
binutils-727b6b4b411c55d0d6719556bcf6a5da5c54adb6.tar.bz2
binutils-727b6b4b411c55d0d6719556bcf6a5da5c54adb6.zip
* mem.c (mem_put_byte): Hook simulated UART to stdout.
(mem_put_hi): Hook in simulated trace port. (mem_get_byte): Hook in simulated uart control port. * opc2c: Be more picky about matching special comments. * r8c.opc (shift_op): Limit shift counts to -16..16. (BMcnd): Map conditional codes. * reg.c (condition_true): Mask condition code to 4 bits. * syscalls.c: Include local syscall.h. * syscall.h: New, copied from libgloss.
Diffstat (limited to 'sim/m32c/ChangeLog')
-rw-r--r--sim/m32c/ChangeLog12
1 files changed, 12 insertions, 0 deletions
diff --git a/sim/m32c/ChangeLog b/sim/m32c/ChangeLog
index 0e44c07b8e0..9c3cae11327 100644
--- a/sim/m32c/ChangeLog
+++ b/sim/m32c/ChangeLog
@@ -1,3 +1,15 @@
+2006-03-13 DJ Delorie <dj@redhat.com>
+
+ * mem.c (mem_put_byte): Hook simulated UART to stdout.
+ (mem_put_hi): Hook in simulated trace port.
+ (mem_get_byte): Hook in simulated uart control port.
+ * opc2c: Be more picky about matching special comments.
+ * r8c.opc (shift_op): Limit shift counts to -16..16.
+ (BMcnd): Map conditional codes.
+ * reg.c (condition_true): Mask condition code to 4 bits.
+ * syscalls.c: Include local syscall.h.
+ * syscall.h: New, copied from libgloss.
+
2005-10-06 Jim Blandy <jimb@redhat.com>
Simulator for Renesas M32C and M16C, by DJ Delorie <dj@redhat.com>,