blob: 38d7fe8d0d428d72233cf0e5390f703e07b7bee2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
/* SPDX-License-Identifier: GPL-2.0+ */
/*
* (C) Copyright 2022 ARM Limited
* (C) Copyright 2022 Linaro
* Rui Miguel Silva <rui.silva@linaro.org>
* Abdellatif El Khlifi <abdellatif.elkhlifi@arm.com>
*
* Configuration for Corstone1000. Parts were derived from other ARM
* configurations.
*/
#ifndef __CORSTONE1000_H
#define __CORSTONE1000_H
#include <linux/sizes.h>
#define V2M_BASE 0x80000000
#define CONFIG_PL011_CLOCK 50000000
/* Physical Memory Map */
#define PHYS_SDRAM_1 (V2M_BASE)
#define PHYS_SDRAM_1_SIZE 0x80000000
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
#endif
|
