1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2004, Psyent Corporation <www.psyent.com>
* Scott McNutt <smcnutt@psyent.com>
*/
#include <common.h>
#include <dm.h>
#include <errno.h>
#include <serial.h>
#include <asm/io.h>
#include <linux/bitops.h>
/* status register */
#define ALTERA_UART_TMT BIT(5) /* tx empty */
#define ALTERA_UART_TRDY BIT(6) /* tx ready */
#define ALTERA_UART_RRDY BIT(7) /* rx ready */
struct altera_uart_regs {
u32 rxdata; /* Rx data reg */
u32 txdata; /* Tx data reg */
u32 status; /* Status reg */
u32 control; /* Control reg */
u32 divisor; /* Baud rate divisor reg */
u32 endofpacket; /* End-of-packet reg */
};
struct altera_uart_plat {
struct altera_uart_regs *regs;
unsigned int uartclk;
};
static int altera_uart_setbrg(struct udevice *dev, int baudrate)
{
struct altera_uart_plat *plat = dev_get_plat(dev);
struct altera_uart_regs *const regs = plat->regs;
u32 div;
div = (plat->uartclk / baudrate) - 1;
writel(div, ®s->divisor);
return 0;
}
static int altera_uart_putc(struct udevice *dev, const char ch)
{
struct altera_uart_plat *plat = dev_get_plat(dev);
struct altera_uart_regs *const regs = plat->regs;
if (!(readl(®s->status) & ALTERA_UART_TRDY))
return -EAGAIN;
writel(ch, ®s->txdata);
return 0;
}
static int altera_uart_pending(struct udevice *dev, bool input)
{
struct altera_uart_plat *plat = dev_get_plat(dev);
struct altera_uart_regs *const regs = plat->regs;
u32 st = readl(®s->status);
if (input)
return st & ALTERA_UART_RRDY ? 1 : 0;
else
return !(st & ALTERA_UART_TMT);
}
static int altera_uart_getc(struct udevice *dev)
{
struct altera_uart_plat *plat = dev_get_plat(dev);
struct altera_uart_regs *const regs = plat->regs;
if (!(readl(®s->status) & ALTERA_UART_RRDY))
return -EAGAIN;
return readl(®s->rxdata) & 0xff;
}
static int altera_uart_probe(struct udevice *dev)
{
return 0;
}
static int altera_uart_of_to_plat(struct udevice *dev)
{
struct altera_uart_plat *plat = dev_get_plat(dev);
plat->regs = map_physmem(dev_read_addr(dev),
sizeof(struct altera_uart_regs),
MAP_NOCACHE);
plat->uartclk = dev_read_u32_default(dev, "clock-frequency", 0);
return 0;
}
static const struct dm_serial_ops altera_uart_ops = {
.putc = altera_uart_putc,
.pending = altera_uart_pending,
.getc = altera_uart_getc,
.setbrg = altera_uart_setbrg,
};
static const struct udevice_id altera_uart_ids[] = {
{ .compatible = "altr,uart-1.0" },
{}
};
U_BOOT_DRIVER(altera_uart) = {
.name = "altera_uart",
.id = UCLASS_SERIAL,
.of_match = altera_uart_ids,
.of_to_plat = altera_uart_of_to_plat,
.plat_auto = sizeof(struct altera_uart_plat),
.probe = altera_uart_probe,
.ops = &altera_uart_ops,
};
#ifdef CONFIG_DEBUG_UART_ALTERA_UART
#include <debug_uart.h>
static inline void _debug_uart_init(void)
{
struct altera_uart_regs *regs = (void *)CONFIG_VAL(DEBUG_UART_BASE);
u32 div;
div = (CONFIG_DEBUG_UART_CLOCK / CONFIG_BAUDRATE) - 1;
writel(div, ®s->divisor);
}
static inline void _debug_uart_putc(int ch)
{
struct altera_uart_regs *regs = (void *)CONFIG_VAL(DEBUG_UART_BASE);
while (1) {
u32 st = readl(®s->status);
if (st & ALTERA_UART_TRDY)
break;
}
writel(ch, ®s->txdata);
}
DEBUG_UART_FUNCS
#endif
|
