summaryrefslogtreecommitdiff
path: root/drivers/ram
AgeCommit message (Expand)AuthorFilesLines
2019-08-27stm32mp1: ram: add pattern parameter in infinite write testPatrick Delaunay1-11/+20
2019-08-27stm32mp1: ram: reload watchdog during ddr testPatrick Delaunay1-0/+3
2019-08-27stm32mp1: ram: update loop management in infinite testPatrick Delaunay1-13/+25
2019-08-27stm32mp1: ram: fix address issue in 2 testsPatrick Delaunay1-11/+14
2019-08-27stm32mp1: ram: cosmetic: remove unused prototypePatrick Delaunay1-4/+0
2019-08-23ram: rk3399: update cap and ddrconfig for each channel after initKever Yang1-78/+81
2019-08-05rockchip: ram: add full feature rk3328 DRAM driverKever Yang1-3/+1015
2019-07-20rockchip: rk322x: sdram: use udelay instead of rockchip_udelayKever Yang1-15/+14
2019-07-20ram: rk3399: Add lpddr4 set rate supportJagan Teki1-12/+661
2019-07-21ram: rk3399: Add set_rate sdram rk3399 opsJagan Teki1-3/+8
2019-07-21ram: rk3399: Add LPPDDR4-800 timings incJagan Teki1-0/+1570
2019-07-21ram: rk3399: Add LPPDDR4-400 timings incJagan Teki1-0/+1570
2019-07-21ram: rk3399: Add LPPDR4 mr detectionJagan Teki1-0/+226
2019-07-21ram: rk3399: Handle data training via opsJagan Teki1-10/+33
2019-07-21ram: rk3399: Simplify data training first argumentJagan Teki1-5/+4
2019-07-20ram: rk3399: Update lpddr4 vref_mode_acJagan Teki1-1/+2
2019-07-20ram: rk3399: Update lpddr4 mode_sel based on io settingsJagan Teki1-2/+5
2019-07-20ram: rk3399: Update lpddr4 vref based on io settingsJagan Teki1-5/+14
2019-07-20ram: rk3399: Get lpddr4 tsel_rd_en from io settingsJagan Teki1-2/+6
2019-07-20ram: rk3399: Configure soc odt supportJagan Teki1-1/+48
2019-07-20ram: rk3399: Add tsel control clock driveJagan Teki1-2/+14
2019-07-20ram: sdram: Configure lpddr4 tsel rd, wr based on IO settingsJagan Teki1-6/+36
2019-07-20ram: rk3399: Add IO settingsJagan Teki1-0/+104
2019-07-20ram: rk3399: Don't disable dfi dram clk for lpddr4, rank 1Jagan Teki1-2/+12
2019-07-20ram: rk3399: Configure tsel write ca for lpddr4Jagan Teki1-3/+12
2019-07-20ram: rk3399: Map chipselect for lpddr4Jagan Teki1-0/+10
2019-07-20ram: rk3399: Configure PHY RX_CM_INPUT for lpddr4Jagan Teki1-0/+22
2019-07-20ram: rk3399: Configure SLEWP_EN, SLEWN_EN for lpddr4Jagan Teki1-0/+21
2019-07-20ram: rk3399: Configure BOOSTP_EN, BOOSTN_EN for lpddr4Jagan Teki1-0/+24
2019-07-20ram: rk3399: Configure PHY_898, PHY_919 for lpddr4Jagan Teki1-0/+5
2019-07-20ram: rk3399: Avoid two channel ZQ Cal Start at the same timeJagan Teki1-0/+14
2019-07-20ram: rk3399: Don't wait for PLL lock in lpddr4Jagan Teki1-10/+16
2019-07-20ram: rk3399: Move mode_sel assignmentJagan Teki1-9/+3
2019-07-20ram: rk3399: Add lpddr4 rank mask for wdql trainingJagan Teki1-1/+4
2019-07-20ram: rk3399: Add lpddr4 rank mask for ca trainingJagan Teki1-1/+4
2019-07-20ram: rockchip: Kconfig: Add RK3399 LPDDR4 entryJagan Teki1-0/+7
2019-07-20ram: rk3399: Configure phy IO in ds odtJagan Teki1-165/+162
2019-07-20ram: rk3399: Add DdrModeJagan Teki1-1/+1
2019-07-20ram: rk3399: Add ddrtimingC0Jagan Teki1-1/+1
2019-07-20ram: rk3399: Add ddr version enc macroJagan Teki1-0/+1
2019-07-20ram: rk3399: Introduce sys_reg3 for more capacity infoJagan Teki1-2/+7
2019-07-20ram: rk3399: Rename sys_reg with sys_reg2Jagan Teki1-13/+13
2019-07-20ram: rk3399: Simply existing dram enc macroJagan Teki1-19/+11
2019-07-20ram: rk3399: Enable sdram debug functionsJagan Teki1-0/+5
2019-07-20ram: rk3399: Add rank detection supportJagan Teki1-22/+100
2019-07-19ram: rk3399: Compute stride for 1 channel aJagan Teki1-0/+4
2019-07-19ram: rk3399: Compute stride for 2 channelsJagan Teki1-1/+70
2019-07-19ram: rk3399: debug: Add sdram_print_strideJagan Teki1-0/+29
2019-07-19ram: rockchip: debug: Get the cs capacityJagan Teki1-1/+45
2019-07-19ram: rockchip: debug: Add sdram_print_ddr_infoJagan Teki1-0/+40
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-24 22:41:23 +0000