summaryrefslogtreecommitdiff
path: root/arch/arm
AgeCommit message (Expand)AuthorFilesLines
2016-05-24Merge branch 'master' of git://git.denx.de/u-boot-fsl-qoriqTom Rini12-20/+94
2016-05-24Merge branch 'master' of git://git.denx.de/u-boot-netTom Rini3-1/+15
2016-05-24arm: dts: dra7: fix ethernet name with proper device addressMugunthan V N1-1/+1
2016-05-24arm: dts: dra7: add syscon node to cpsw to read mac addressMugunthan V N1-0/+1
2016-05-24arm: dts: am4372: add syscon node to cpsw to read mac addressMugunthan V N1-0/+1
2016-05-24ARM: omap5: add platform specific ethernet phy modes configurationsMugunthan V N1-0/+12
2016-05-24Merge branch 'master' of git://www.denx.de/git/u-boot-microblazeTom Rini8-45/+150
2016-05-24ARM: zynq: Simplify zynq configurationMichal Simek1-42/+6
2016-05-24ARM64: zynqmp: Add SPL support supportMichal Simek4-0/+111
2016-05-24ARM64: zynqmp: Add missing u-boot,dm-pre-reloc to DTSIMichal Simek1-0/+5
2016-05-24ARM64: zynqmp: Align gic ranges for 64k in device treeAlexander Graf1-2/+2
2016-05-24ARM: zynq: Call ps7_post_config() for SPLMichal Simek1-0/+15
2016-05-24ARM: zynq: Add support for SPL_LOAD_FITMichal Simek1-0/+10
2016-05-24ARM: dts: zynq: describe SLCR as simple-mfd rather than simple-busMasahiro Yamada1-1/+1
2016-05-24ARM: sama5d2: Implement boot device autodetectionMarek Vasut4-1/+67
2016-05-24ARM: at91: clock: complete the GCK's clock sourcesWenyou Yang2-0/+8
2016-05-24ARM: at91: clock: fix the GCK's clock sourceWenyou Yang1-0/+5
2016-05-24board: atmel: add SAMA5D2 PTC Engineering boardWenyou Yang1-0/+6
2016-05-24ARM: at91: sama5d2: add macro & field definitionsWenyou Yang2-0/+29
2016-05-23ARM: fix ifdef in ARMv8 lowlevel_init() againMasahiro Yamada1-1/+1
2016-05-18driver/ddr/fsl: Add workaround for erratum A-010165Shengzhou Liu1-0/+1
2016-05-18arch/arm, arch/powerpc: add # of SEC engines on the SOCAlex Porosanu2-0/+3
2016-05-18arch/arm: add SEC JR0 offsetAlex Porosanu5-10/+28
2016-05-18armv7: ls102xa: spl: fix the macro name of MMC modeQianyu Gong1-1/+1
2016-05-18armv8: fsl-layerscape: spl: fix the macro name of MMC modeQianyu Gong1-1/+1
2016-05-18armv8: fsl-layerscape: spl: remove duplicate init_early_memctl_regs()Qianyu Gong1-3/+0
2016-05-18armv8: fsl-layerscape: Remove unnecessary flushing dcacheAlison Wang1-3/+0
2016-05-18armv8/ls1043a: update the node for QSPI supportYuan Yao1-2/+3
2016-05-17Merge git://git.denx.de/u-boot-dmTom Rini3-10/+6
2016-05-17armv8/fdt: add fixup_crypto_nodeAlex Porosanu1-0/+19
2016-05-17driver/ddr/fsl: Add workaround for erratum A-009801Shengzhou Liu1-0/+1
2016-05-17armv8/ls1043: Add workaround for DDR erratum A-008850Shengzhou Liu2-0/+37
2016-05-17dm: scsi: Rename CONFIG_CMD_SCSI to CONFIG_SCSISimon Glass1-1/+1
2016-05-17dm: spi: soft_spi: switch to use linux compatible stringPeng Fan1-5/+5
2016-05-17video: tegra: refuse to bind to disabled dcsStephen Warren1-4/+0
2016-05-17imx: imx-common: print i.MX 7 SoC names consistentlyStefan Agner1-1/+1
2016-05-17imx: imx7d: fix ahb clock mux 1Stefan Agner1-1/+1
2016-05-17imx: iomux-v3: fix UART input selectsStefan Agner1-4/+4
2016-05-17imx: mx6: mx6sl_pins: add GPIO variant for SD1_DAT5Eric Nelson1-0/+1
2016-05-12arm/arm64: Move barrier instructions into separate headerAndre Przywara3-21/+46
2016-05-06Merge branch 'master' of git://git.denx.de/u-boot-socfpgaTom Rini2-1/+2
2016-05-06socfpga: fix broken build if CONFIG_ETH_DESIGNWARE disabledAnatolij Gustschin1-1/+1
2016-05-06ARM: socfpga: Disable USB OC protection on SoCratesMarek Vasut1-0/+1
2016-05-06imx6: cache: disable L2 before touching Auxiliary Control RegisterPeng Fan1-3/+6
2016-05-06ARM: am33xx: Fix DDR initialization delaysRuss Dill1-0/+1
2016-05-06ARM: fix ifdefs in ARMv8 lowlevel_init()Stephen Warren1-0/+2
2016-05-05Fix various typos, scattered over the code.Robert P. J. Day2-2/+2
2016-05-04ARM: tegra: enable GPU node by compatible valueStephen Warren3-15/+22
2016-05-02Change my mailaddressAndreas Bießmann3-3/+3
2016-05-02arch/arm/imx-common/Makefile: Update u-boot.uim MKIMAGEFLAGSTom Rini1-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-01 05:44:18 +0000