diff options
| author | Simon Glass <sjg@chromium.org> | 2022-05-08 04:39:24 -0600 |
|---|---|---|
| committer | Simon Glass <sjg@chromium.org> | 2022-06-28 03:09:52 +0100 |
| commit | 930a3ddadebf3660cc3163081671de189300afdd (patch) | |
| tree | 9bc3064b0b9e15d409d78beba75b2e38d3a867ef /tools | |
| parent | 53c20bebb2215caaadc58b2eee2c80c61456b93d (diff) | |
| download | u-boot-930a3ddadebf3660cc3163081671de189300afdd.tar.gz u-boot-930a3ddadebf3660cc3163081671de189300afdd.tar.bz2 u-boot-930a3ddadebf3660cc3163081671de189300afdd.zip | |
dm: core: Support accessing core tags
At present tag numbers are only allocated for non-core data, meaning that
the 'core' data, like priv and plat, are accessed through dedicated
functions.
For debugging and consistency it is convenient to use tags for this 'core'
data too. Add support for this, with new tag numbers and functions to
access the pointer and size for each.
Update one of the test drivers so that the uclass-private data can be
tested here.
There is some code duplication with functions like device_alloc_priv() but
this is not addressed for now. At some point, some rationalisation may
help to reduce code size, but more thought it needed on that.
Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'tools')
| -rwxr-xr-x | tools/dtoc/test_dtoc.py | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/tools/dtoc/test_dtoc.py b/tools/dtoc/test_dtoc.py index 8bac207621..879ca2ab2b 100755 --- a/tools/dtoc/test_dtoc.py +++ b/tools/dtoc/test_dtoc.py @@ -618,6 +618,9 @@ u8 _denx_u_boot_test_bus_priv_some_bus[sizeof(struct dm_test_priv)] #include <dm/test.h> u8 _denx_u_boot_test_bus_ucplat_some_bus[sizeof(struct dm_test_uclass_plat)] \t__attribute__ ((section (".priv_data"))); +#include <dm/test.h> +u8 _denx_u_boot_test_bus_uc_priv_some_bus[sizeof(struct dm_test_uclass_priv)] + __attribute__ ((section (".priv_data"))); #include <test.h> DM_DEVICE_INST(some_bus) = { @@ -628,6 +631,7 @@ DM_DEVICE_INST(some_bus) = { \t.driver_data\t= DM_TEST_TYPE_FIRST, \t.priv_\t\t= _denx_u_boot_test_bus_priv_some_bus, \t.uclass\t\t= DM_UCLASS_REF(testbus), +\t.uclass_priv_ = _denx_u_boot_test_bus_uc_priv_some_bus, \t.uclass_node\t= { \t\t.prev = &DM_UCLASS_REF(testbus)->dev_head, \t\t.next = &DM_UCLASS_REF(testbus)->dev_head, |