summaryrefslogtreecommitdiff
path: root/board
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2008-01-09 10:43:47 +0100
committerStefan Roese <sr@denx.de>2008-01-09 10:43:47 +0100
commit1466ef8db57a2b52efd8c900dd37e7b3840dc263 (patch)
treea81e87f5d4968652555d64d122bcfef01f6ce7c7 /board
parent1f84021a85abeb837d2ce0dc84297b4f1d45d516 (diff)
parentb2e2142c500c48a57f18f9dd30e66c13caea0971 (diff)
downloadu-boot-1466ef8db57a2b52efd8c900dd37e7b3840dc263.tar.gz
u-boot-1466ef8db57a2b52efd8c900dd37e7b3840dc263.tar.bz2
u-boot-1466ef8db57a2b52efd8c900dd37e7b3840dc263.zip
Merge branch 'lwmon5-no-ocm'
Diffstat (limited to 'board')
-rw-r--r--board/lwmon5/init.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/lwmon5/init.S b/board/lwmon5/init.S
index 6798e80985..5aade72b52 100644
--- a/board/lwmon5/init.S
+++ b/board/lwmon5/init.S
@@ -57,7 +57,7 @@ tlbtab:
#ifdef CFG_INIT_RAM_DCACHE
/* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
- tlbentry(CFG_INIT_RAM_ADDR, SZ_64K, CFG_INIT_RAM_ADDR, 0, AC_R|AC_W|AC_X|SA_G)
+ tlbentry(CFG_INIT_RAM_ADDR, SZ_4K, CFG_INIT_RAM_ADDR, 0, AC_R|AC_W|AC_X|SA_G)
#endif
/* TLB-entry for PCI Memory */