summaryrefslogtreecommitdiff
path: root/board/samtec
diff options
context:
space:
mode:
authorChristoph Fritz <chf.fritz@googlemail.com>2019-05-17 21:19:31 +0200
committerStefano Babic <sbabic@denx.de>2019-06-11 10:42:48 +0200
commitd57863087baeb1fb048cf77374b3fd47fd31ff03 (patch)
treedf3c36842afe661664e218f802826eef29759047 /board/samtec
parent6ad85a45e2d5e895e0cb9d57cff6f4401b823e57 (diff)
downloadu-boot-d57863087baeb1fb048cf77374b3fd47fd31ff03.tar.gz
u-boot-d57863087baeb1fb048cf77374b3fd47fd31ff03.tar.bz2
u-boot-d57863087baeb1fb048cf77374b3fd47fd31ff03.zip
mx6sx: vining2000: pinmux usdhc4 reset
This patch configures pinmux for pin usdhc4 reset. Signed-off-by: Christoph Fritz <chf.fritz@googlemail.com>
Diffstat (limited to 'board/samtec')
-rw-r--r--board/samtec/vining_2000/vining_2000.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/board/samtec/vining_2000/vining_2000.c b/board/samtec/vining_2000/vining_2000.c
index f37365c5cb..d82b3aeb31 100644
--- a/board/samtec/vining_2000/vining_2000.c
+++ b/board/samtec/vining_2000/vining_2000.c
@@ -57,6 +57,9 @@ DECLARE_GLOBAL_DATA_PTR;
PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_80ohm | \
PAD_CTL_SRE_FAST)
+#define USDHC_RESET_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_47K_UP | \
+ PAD_CTL_PKE | PAD_CTL_SPEED_MED | PAD_CTL_DSE_80ohm)
+
#define GPIO_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_PUS_100K_UP | \
PAD_CTL_PKE)
@@ -93,6 +96,7 @@ static iomux_v3_cfg_t const usdhc4_pads[] = {
MX6_PAD_SD4_DATA5__USDHC4_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
MX6_PAD_SD4_DATA6__USDHC4_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
MX6_PAD_SD4_DATA7__USDHC4_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
+ MX6_PAD_SD4_RESET_B__USDHC4_RESET_B | MUX_PAD_CTRL(USDHC_RESET_CTRL),
};
static iomux_v3_cfg_t const fec1_pads[] = {