summaryrefslogtreecommitdiff
path: root/board/phytec
diff options
context:
space:
mode:
authorTeresa Remmet <t.remmet@phytec.de>2021-07-07 12:57:59 +0000
committerStefano Babic <sbabic@denx.de>2021-07-10 16:53:34 +0200
commit1feac813fe54ff6466ea2d575960bc1de45b0e5c (patch)
tree803a4cf75291dc22fd93afbdbbbf2460ae401a05 /board/phytec
parent3240d9c63a67880e55e33268d0796f71f65a1acd (diff)
downloadu-boot-1feac813fe54ff6466ea2d575960bc1de45b0e5c.tar.gz
u-boot-1feac813fe54ff6466ea2d575960bc1de45b0e5c.tar.bz2
u-boot-1feac813fe54ff6466ea2d575960bc1de45b0e5c.zip
board: phytec: phycore_imx8mp: Change debug UART
With the first redesign the debug UART had changed from UART2 to UART1. As the first hardware revision is considered as alpha and will not be supported in future. The old setup will not be preserved. Signed-off-by: Teresa Remmet <t.remmet@phytec.de> Reviewed-by: Fabio Estevam <festevam@gmail.com> Reviewed-by: Heiko Schocher <hs@denx.de>
Diffstat (limited to 'board/phytec')
-rw-r--r--board/phytec/phycore_imx8mp/spl.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/board/phytec/phycore_imx8mp/spl.c b/board/phytec/phycore_imx8mp/spl.c
index f9fa8d1e12..0bc4c7693b 100644
--- a/board/phytec/phycore_imx8mp/spl.c
+++ b/board/phytec/phycore_imx8mp/spl.c
@@ -80,8 +80,8 @@ int board_fit_config_name_match(const char *name)
#define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
static iomux_v3_cfg_t const uart_pads[] = {
- MX8MP_PAD_UART2_RXD__UART2_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
- MX8MP_PAD_UART2_TXD__UART2_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+ MX8MP_PAD_UART1_RXD__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+ MX8MP_PAD_UART1_TXD__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
};
static iomux_v3_cfg_t const wdog_pads[] = {
@@ -107,7 +107,7 @@ void board_init_f(ulong dummy)
arch_cpu_init();
- init_uart_clk(1);
+ init_uart_clk(0);
board_early_init_f();