diff options
| author | Justin Waters <justin.waters@timesys.com> | 2016-04-13 17:03:18 -0400 |
|---|---|---|
| committer | Stefano Babic <sbabic@denx.de> | 2016-04-19 15:54:59 +0200 |
| commit | 7d0b8cfeaa930b5946b993373a21b41ea0746be0 (patch) | |
| tree | b762eea1c5f149eea51c58916e47ed4d82fab07e /board/ge | |
| parent | 108f8418597350bd98357f25acaa8ab8a0435779 (diff) | |
| download | u-boot-7d0b8cfeaa930b5946b993373a21b41ea0746be0.tar.gz u-boot-7d0b8cfeaa930b5946b993373a21b41ea0746be0.tar.bz2 u-boot-7d0b8cfeaa930b5946b993373a21b41ea0746be0.zip | |
board: ge: bx50v3: Disable unused pins
Certain pins are not used on the i.MX6, and should have a neutral
pad configuration in order to reduce electrical interference on
the board. This commit defines these pins with a default value
rather than relying on the system defaults.
Signed-off-by: Justin Waters <justin.waters@timesys.com>
Signed-off-by: Akshay Bhat <akshay.bhat@timesys.com>
Cc: Stefano Babic <sbabic@denx.de>
Diffstat (limited to 'board/ge')
| -rw-r--r-- | board/ge/bx50v3/bx50v3.c | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/board/ge/bx50v3/bx50v3.c b/board/ge/bx50v3/bx50v3.c index 70c298d2d0..3cf51055d1 100644 --- a/board/ge/bx50v3/bx50v3.c +++ b/board/ge/bx50v3/bx50v3.c @@ -27,6 +27,10 @@ #include <i2c.h> DECLARE_GLOBAL_DATA_PTR; +#define NC_PAD_CTRL (PAD_CTL_PUS_100K_UP | \ + PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \ + PAD_CTL_HYS) + #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \ PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \ PAD_CTL_SRE_FAST | PAD_CTL_HYS) @@ -467,6 +471,12 @@ int board_eth_init(bd_t *bis) static iomux_v3_cfg_t const misc_pads[] = { MX6_PAD_KEY_ROW2__GPIO4_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL), + MX6_PAD_EIM_A25__GPIO5_IO02 | MUX_PAD_CTRL(NC_PAD_CTRL), + MX6_PAD_EIM_CS0__GPIO2_IO23 | MUX_PAD_CTRL(NC_PAD_CTRL), + MX6_PAD_EIM_CS1__GPIO2_IO24 | MUX_PAD_CTRL(NC_PAD_CTRL), + MX6_PAD_EIM_OE__GPIO2_IO25 | MUX_PAD_CTRL(NC_PAD_CTRL), + MX6_PAD_EIM_BCLK__GPIO6_IO31 | MUX_PAD_CTRL(NC_PAD_CTRL), + MX6_PAD_GPIO_1__GPIO1_IO01 | MUX_PAD_CTRL(NC_PAD_CTRL), }; #define SUS_S3_OUT IMX_GPIO_NR(4, 11) #define WIFI_EN IMX_GPIO_NR(6, 14) |