summaryrefslogtreecommitdiff
path: root/board/freescale/mpc8315erdb
diff options
context:
space:
mode:
authorAnton Vorontsov <avorontsov@ru.mvista.com>2008-09-11 21:35:36 +0400
committerKim Phillips <kim.phillips@freescale.com>2008-09-24 09:58:33 -0500
commitd26154c9a692586b66eb6d1f8e1b67c75e40ea70 (patch)
tree907998ee6fbf1b398b5db7596bb28941a540322f /board/freescale/mpc8315erdb
parent8fd4166c467a46773f80208bda1ec3b4757747bc (diff)
downloadu-boot-d26154c9a692586b66eb6d1f8e1b67c75e40ea70.tar.gz
u-boot-d26154c9a692586b66eb6d1f8e1b67c75e40ea70.tar.bz2
u-boot-d26154c9a692586b66eb6d1f8e1b67c75e40ea70.zip
mpc83xx: spd_sdram: fix ddr sdram base address assignment bug
The spd_dram code shifts the base address, then masks 20 bits, but forgets to shift the base address back. Fix this by just masking the base address correctly. Found this bug while trying to relocate a DDR memory at the base != 0. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
Diffstat (limited to 'board/freescale/mpc8315erdb')
-rw-r--r--board/freescale/mpc8315erdb/sdram.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/freescale/mpc8315erdb/sdram.c b/board/freescale/mpc8315erdb/sdram.c
index 07e6486eea..3714c2c2ef 100644
--- a/board/freescale/mpc8315erdb/sdram.c
+++ b/board/freescale/mpc8315erdb/sdram.c
@@ -60,7 +60,7 @@ static long fixed_sdram(void)
u32 msize = CFG_DDR_SIZE * 1024 * 1024;
u32 msize_log2 = __ilog2(msize);
- im->sysconf.ddrlaw[0].bar = CFG_DDR_SDRAM_BASE >> 12;
+ im->sysconf.ddrlaw[0].bar = CFG_DDR_SDRAM_BASE & 0xfffff000;
im->sysconf.ddrlaw[0].ar = LBLAWAR_EN | (msize_log2 - 1);
im->sysconf.ddrcdr = CFG_DDRCDR_VALUE;