diff options
| author | Simon Glass <sjg@chromium.org> | 2021-06-27 17:51:03 -0600 |
|---|---|---|
| committer | Bin Meng <bmeng.cn@gmail.com> | 2021-07-15 19:50:09 +0800 |
| commit | 7052968707b2c16da6b9c43aa058435d2932eb82 (patch) | |
| tree | 7590208705559ae124277914e8ef9d3ebcccac2e | |
| parent | 0f5ca1d1f1d399191d6481d1c8853c9ca6fe25ff (diff) | |
| download | u-boot-7052968707b2c16da6b9c43aa058435d2932eb82.tar.gz u-boot-7052968707b2c16da6b9c43aa058435d2932eb82.tar.bz2 u-boot-7052968707b2c16da6b9c43aa058435d2932eb82.zip | |
x86: Do cache set-up by default when booting from coreboot
A recent change to disable cache setup when booting from coreboot
assumed that this has been done by SPL. The result is that for the
coreboot board, the cache is disabled (in start.S) and never
re-enabled.
If the cache was turned off, as it is on boards without SPL, we should
turn it back on. Add this new condition.
Signed-off-by: Simon Glass <sjg@chromium.org>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
| -rw-r--r-- | arch/x86/lib/init_helpers.c | 18 |
1 files changed, 14 insertions, 4 deletions
diff --git a/arch/x86/lib/init_helpers.c b/arch/x86/lib/init_helpers.c index 67401b9ba7..f33194045f 100644 --- a/arch/x86/lib/init_helpers.c +++ b/arch/x86/lib/init_helpers.c @@ -18,10 +18,20 @@ int init_cache_f_r(void) IS_ENABLED(CONFIG_FSP_VERSION2); int ret; - if (!ll_boot_init()) - return 0; - - do_mtrr &= !IS_ENABLED(CONFIG_FSP_VERSION1) && + /* + * Supported configurations: + * + * booting from slimbootloader - in that case the MTRRs are already set + * up + * booting with FSPv1 - MTRRs are already set up + * booting with FSPv2 - MTRRs must be set here + * booting from coreboot - in this case there is no SPL, so we set up + * the MTRRs here + * Note: if there is an SPL, then it has already set up MTRRs so we + * don't need to do that here + */ + do_mtrr &= !IS_ENABLED(CONFIG_SPL) && + !IS_ENABLED(CONFIG_FSP_VERSION1) && !IS_ENABLED(CONFIG_SYS_SLIMBOOTLOADER); if (do_mtrr) { |