summaryrefslogtreecommitdiff
path: root/drivers/dma/dw
AgeCommit message (Expand)AuthorFilesLines
2024-09-04dmaengine: dw: Add memory bus width verificationSerge Semin1-7/+44
2024-09-04dmaengine: dw: Add peripheral bus width verificationSerge Semin1-0/+38
2023-08-01dmaengine: Explicitly include correct DT includesRob Herring1-1/+3
2023-02-16dmaengine: dw: Move check for paused channel to dwc_get_residue()Andy Shevchenko1-6/+5
2022-08-04Merge tag 'dmaengine-6.0-rc1' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-0/+3
2022-08-03dma:dw: remove reference to AVR32 architecture in core.cHans-Christian Noren Egtvedt1-3/+0
2022-06-10dmaengine: dw: dmamux: Fix build without CONFIG_OFMiquel Raynal1-0/+2
2022-06-10dmaengine: dw: dmamux: Export the module device tableMiquel Raynal1-0/+1
2022-05-19dmaengine: dw: Add RZN1 compatibleMiquel Raynal1-0/+1
2022-05-19dmaengine: dw: dmamux: Introduce RZN1 DMA router supportMiquel Raynal3-0/+166
2021-10-26dmaengine: dw: switch from 'pci_' to 'dma_' APIQing Wang1-5/+1
2021-08-06dmaengine: dw: Simplify DT property parserAndy Shevchenko1-28/+16
2021-08-06dmaengine: dw: Remove error message from DT parsing codeAndy Shevchenko1-5/+0
2021-07-14dmaengine: dw: Program xBAR hardware for Elkhart LakeAndy Shevchenko4-9/+157
2021-04-12dmaengine: dw: Make it dependent to HAS_IOMEMAndy Shevchenko1-0/+2
2021-02-08dmaengine dw: Revert "dmaengine: dw: Enable runtime PM"Cezary Rojewski1-6/+0
2020-11-09dmaengine: dw: Enable runtime PMAndy Shevchenko1-0/+6
2020-09-18dmaengine: dw: convert tasklets to use new tasklet_setup() APIAllen Pais1-3/+3
2020-08-17dmaengine: dw: Add DMA-channels mask cell supportSerge Semin2-2/+9
2020-08-17dmaengine: dw: Ignore burst setting for memory peripheralsSerge Semin2-6/+4
2020-08-17dmaengine: dw: Discard dlen from the dev-to-mem xfer width calculationSerge Semin1-1/+1
2020-08-17dmaengine: dw: Activate FIFO-mode for memory peripherals onlySerge Semin1-1/+1
2020-08-05Merge branch 'for-linus' into fixesVinod Koul6-4/+64
2020-07-27dmaengine: dw: Initialize max_sg_burst capabilitySerge Semin1-0/+12
2020-07-27dmaengine: dw: Introduce max burst length hw configSerge Semin3-0/+23
2020-07-27dmaengine: dw: Initialize min and max burst DMA device capabilitySerge Semin1-0/+2
2020-07-27dmaengine: dw: Set DMA device max segment size parameterSerge Semin1-0/+7
2020-07-27dmaengine: dw: Take HC_LLP flag into account for noLLP auto-configSerge Semin2-1/+11
2020-07-06dmaengine: dw: Initialize channel before each transferAndy Shevchenko1-12/+0
2020-06-16dmaengine: dw: Replace 'objs' by 'y'Andy Shevchenko1-2/+2
2020-06-16dmaengine: dw: Register ACPI DMA controller for PCI that has companionAndy Shevchenko3-1/+7
2019-10-14dmaengine: dw: platform: Mark 'hclk' clock optionalAndy Shevchenko1-1/+1
2019-08-21dmaengine: dw: platform: Split OF helpers to separate moduleAndy Shevchenko4-113/+149
2019-08-21dmaengine: dw: platform: Split ACPI helpers to separate moduleAndy Shevchenko4-53/+63
2019-08-21dmaengine: dw: platform: Move handle check to dw_dma_acpi_controller_register()Andy Shevchenko1-4/+8
2019-08-21dmaengine: dw: platform: Switch to acpi_dma_controller_register()Andy Shevchenko1-2/+12
2019-08-21dmaengine: dw: platform: Use devm_platform_ioremap_resource()Andy Shevchenko1-3/+1
2019-08-21dmaengine: dw: platform: Enable iDMA 32-bit on Intel Elkhart LakeAndy Shevchenko1-5/+11
2019-08-21dmaengine: dw: platform: Use struct dw_dma_chip_pdataAndy Shevchenko1-11/+31
2019-08-21dmaengine: dw: Export struct dw_dma_chip_pdata for wider useAndy Shevchenko2-44/+44
2019-08-20dmaengine: dw: Update Intel Elkhart Lake Service Engine acronymJarkko Nikula1-1/+1
2019-06-25dmaengine: dw: Enable iDMA 32-bit on Intel Elkhart LakeAndy Shevchenko1-0/+5
2019-06-25dmaengine: dw: Distinguish ->remove() between DW and iDMA 32-bitAndy Shevchenko1-8/+20
2019-03-12Merge branch 'topic/dw' into for-linusVinod Koul9-247/+419
2019-01-07dmaengine: dw: convert to SPDX identifiersAndy Shevchenko6-20/+7
2019-01-07dmaengine: dw: Don't pollute CTL_LO on iDMA 32-bitAndy Shevchenko4-26/+47
2019-01-07dmaengine: dw: Reset DRAIN bit when resume the channelAndy Shevchenko4-7/+25
2019-01-07dmaengine: dw: Split DW and iDMA 32-bit operationsAndy Shevchenko8-179/+339
2019-01-07dmaengine: dw: Remove unused internal propertyAndy Shevchenko3-10/+1
2019-01-07dmaengine: dw: Remove misleading is_private propertyAndy Shevchenko3-7/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-26 10:54:08 +0000