summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2019-09-16clk: tegra210: Fix default rates for HDA clocksJon Hunter1-0/+2
2019-09-16clk: tegra: Fix maximum audio sync clock for Tegra124/210Jon Hunter7-13/+37
2019-09-16clk: s2mps11: Add used attribute to s2mps11_dt_matchNathan Chancellor1-1/+1
2019-08-29clk: socfpga: stratix10: fix rate caclulationg for cnt_clksDinh Nguyen1-1/+1
2019-08-25clk: renesas: cpg-mssr: Fix reset control race conditionGeert Uytterhoeven1-14/+2
2019-08-25clk: sprd: Select REGMAP_MMIO to avoid compile errorsChunyan Zhang1-0/+1
2019-08-25clk: at91: generated: Truncate divisor to GENERATED_MAX_DIV + 1Codrin Ciubotariu1-0/+2
2019-08-06clk: sprd: Add check for return value of sprd_clk_regmap_init()Chunyan Zhang1-1/+4
2019-08-06clk: tegra210: fix PLLU and PLLU_OUT1JC Kuo1-4/+4
2019-07-21clk: ti: clkctrl: Fix returning uninitialized dataTony Lindgren1-2/+5
2019-07-03clk: socfpga: stratix10: fix divider entry for the emac clocksDinh Nguyen1-2/+2
2019-06-22clk: ti: clkctrl: Fix clkdm_clk handlingTony Lindgren1-4/+4
2019-06-15clk: rockchip: Turn on "aclk_dmac1" for suspend on rk3288Douglas Anderson1-0/+11
2019-05-31clk: rockchip: Make rkpwm a critical clock on rk3288Douglas Anderson1-1/+3
2019-05-31clk: rockchip: Fix video codec clocks on rk3288Douglas Anderson1-2/+2
2019-05-31clk: rockchip: undo several noc and special clocks as critical on rk3288Douglas Anderson1-9/+4
2019-05-25clk: sunxi-ng: nkmp: Avoid GENMASK(-1, 0)Jernej Skrabec1-5/+13
2019-05-25clk: rockchip: fix wrong clock definitions for rk3328Jonas Karlman1-9/+9
2019-05-25clk: mediatek: Disable tuner_en before change PLL rateOwen Chen1-14/+34
2019-05-25clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides dividerDmitry Osipenko1-2/+2
2019-05-25clk: hi3660: Mark clk_gate_ufs_subsys as criticalLeo Yan1-1/+5
2019-05-10clk: meson-gxbb: round the vdec dividers to closestMaxime Jourdan1-0/+2
2019-05-08clk: x86: Add system specific quirk to mark clocks as criticalDavid Müller1-3/+11
2019-05-08clk: qcom: Add missing freq for usb30_master_clk on 8998Jeffrey Hugo1-0/+1
2019-04-17Revert "clk: meson: clean-up clock registration"Neil Armstrong1-10/+5
2019-04-05clk: rockchip: fix frac settings of GPLL clock for rk3328Katsuhiro Suzuki1-6/+6
2019-04-05clk: meson: clean-up clock registrationJerome Brunet1-5/+10
2019-04-05clk: fractional-divider: check parent rate only if flag is setKatsuhiro Suzuki1-1/+1
2019-03-23clk: ingenic: Fix doc of ingenic_cgu_div_infoPaul Cercueil1-1/+1
2019-03-23clk: ingenic: Fix round_rate misbehaving with non-integer dividersPaul Cercueil1-5/+5
2019-03-23clk: samsung: exynos5: Fix kfree() of const memory on setting driver_overrideKrzysztof Kozlowski1-2/+1
2019-03-23clk: samsung: exynos5: Fix possible NULL pointer exception on platform_device...Krzysztof Kozlowski1-2/+8
2019-03-23clk: clk-twl6040: Fix imprecise external abort for pdmclkTony Lindgren1-2/+51
2019-03-23clk: uniphier: Fix update register for CPU-gearKunihiko Hayashi1-1/+1
2019-03-23clk: sunxi: A31: Fix wrong AHB gate numberAndre Przywara1-2/+2
2019-03-23clk: sunxi-ng: v3s: Fix TCON reset de-assert bitPaul Kocialkowski1-1/+1
2019-03-13clk: qcom: gcc: Use active only source for CPUSS clocksTaniya Das1-4/+10
2019-03-13clk: ti: Fix error handling in ti_clk_parse_divider_data()Dan Carpenter1-1/+10
2019-03-05clk: vc5: Abort clock configuration without upstream clockMarek Vasut1-1/+3
2019-03-05clk: sysfs: fix invalid JSON in clk_dumpLubomir Rintel1-1/+1
2019-03-05clk: tegra: dfll: Fix a potential Oop in remove()Dan Carpenter1-1/+3
2019-02-12clk: imx6sl: ensure MMDC CH0 handshake is bypassedAnson Huang1-0/+6
2019-02-12clk: sunxi-ng: a33: Set CLK_SET_RATE_PARENT for all audio module clocksChen-Yu Tsai1-3/+3
2019-02-12clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICALMartin Blumenstingl1-1/+2
2019-02-12clk: meson: meson8b: fix the width of the cpu_scale_div clockMartin Blumenstingl1-1/+1
2019-02-12clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_selMartin Blumenstingl1-2/+9
2019-02-12clk: boston: fix possible memory leak in clk_boston_setup()Yi Wang1-3/+8
2019-01-31clk: socfpga: stratix10: fix naming convention for the fixed-clocksDinh Nguyen1-10/+10
2019-01-31clk: socfpga: stratix10: fix rate calculation for pll clocksDinh Nguyen1-1/+1
2019-01-26clk: imx6q: reset exclusive gates on initLucas Stach1-1/+5