diff options
| author | Taniya Das <tdas@codeaurora.org> | 2020-07-15 12:24:10 +0530 |
|---|---|---|
| committer | Stephen Boyd <sboyd@kernel.org> | 2020-07-21 00:44:11 -0700 |
| commit | 9c3df2b1993da9ab1110702d7b2815d5cd8c02f3 (patch) | |
| tree | 80efecf6f90b270287491fc5e0ebfa4765dd0651 /fs/xattr.c | |
| parent | 5ce728fa78ddbef667fd757ad008d33e39e7312a (diff) | |
| download | linux-riscv-9c3df2b1993da9ab1110702d7b2815d5cd8c02f3.tar.gz linux-riscv-9c3df2b1993da9ab1110702d7b2815d5cd8c02f3.tar.bz2 linux-riscv-9c3df2b1993da9ab1110702d7b2815d5cd8c02f3.zip | |
clk: qcom: gcc: Make disp gpll0 branch aon for sc7180/sdm845
The display gpll0 branch clock inside GCC needs to always be enabled.
Otherwise the AHB clk (disp_cc_mdss_ahb_clk_src) for the display clk
controller (dispcc) will stop clocking while sourcing from gpll0 when
this branch inside GCC is turned off during unused clk disabling. We can
never turn this branch off because the AHB clk for the display subsystem
is needed to read/write any registers inside the display subsystem
including clk related ones. This makes this branch a really easy way to
turn off AHB access to the display subsystem and cause all sorts of
mayhem. Let's just make the clk ops keep the clk enabled forever and
ignore any attempts to disable this clk so that dispcc accesses keep
working.
Signed-off-by: Taniya Das <tdas@codeaurora.org>
Reported-by: Evan Green <evgreen@chromium.org>
Link: https://lore.kernel.org/r/1594796050-14511-1-git-send-email-tdas@codeaurora.org
Fixes: 17269568f726 ("clk: qcom: Add Global Clock controller (GCC) driver for SC7180")
Fixes: 06391eddb60a ("clk: qcom: Add Global Clock controller (GCC) driver for SDM845")
[sboyd@kernel.org: Fill out commit text more]
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
Diffstat (limited to 'fs/xattr.c')
0 files changed, 0 insertions, 0 deletions