summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/i915_drv.c
AgeCommit message (Expand)AuthorFilesLines
2012-10-03Merge branch 'drm-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds1-6/+55
2012-10-02UAPI: (Scripted) Convert #include "..." to #include <path/...> in drivers/gpu/David Howells1-3/+3
2012-10-02UAPI: (Scripted) Remove redundant DRM UAPI header #inclusions from drivers/gpu/.David Howells1-1/+0
2012-09-06Merge the modeset-rework, basic conversion into drm-intel-nextDaniel Vetter1-5/+4
2012-09-06drm/i915: no longer call drm_helper_resume_force_modeDaniel Vetter1-5/+0
2012-09-06drm/i915: disable all crtcs at suspend timeDaniel Vetter1-0/+3
2012-09-06drm/i915: read out the modeset hw state at load and resume timeDaniel Vetter1-0/+1
2012-08-22drm/i915: Find unclaimed MMIO writes.Ben Widawsky1-0/+4
2012-08-17Merge tag 'v3.6-rc2' into drm-intel-nextDaniel Vetter1-1/+30
2012-08-07drm/i915: add more Haswell PCI IDsPaulo Zanoni1-1/+30
2012-07-25drm/i915: create VLV_DSIPLAY_BASE #defineDaniel Vetter1-1/+1
2012-07-25drm/i915: add register read IOCTLBen Widawsky1-0/+46
2012-07-19drm: kill reclaim_buffers callbackDaniel Vetter1-1/+0
2012-07-05drm/i915: don't trylock in the gpu reset codeDaniel Vetter1-2/+1
2012-07-05drm/i915: don't ironlake_init_pch_refclk() on LPTPaulo Zanoni1-1/+1
2012-07-05drm/i915: get rid of dev_priv->info->has_pch_splitPaulo Zanoni1-8/+0
2012-07-05drm/i915: move force wake support into intel_pmEugeni Dodonov1-191/+0
2012-07-03drm/i915: support Haswell force wakingEugeni Dodonov1-4/+18
2012-07-03drm/i915: Implement w/a for sporadic read failures on waking from rc6Chris Wilson1-0/+22
2012-07-03drm/i915: Group the GT routines together in both code and vtableChris Wilson1-37/+64
2012-06-25drm/i915: disable drm agp support for !gen3 with kms enabledDaniel Vetter1-6/+15
2012-06-25Merge tag 'v3.5-rc4' into drm-intel-next-queuedDaniel Vetter1-4/+9
2012-06-20drm/i915: bind driver to ValleyView chipsetsJesse Barnes1-0/+3
2012-06-20drm/i915: access VLV regs through read/write switchJesse Barnes1-1/+85
2012-06-20drm/i915: don't call modeset_init_hw in i915_resetDaniel Vetter1-3/+6
2012-06-18drm/i915: fixup hangman rebase goof-upDaniel Vetter1-2/+0
2012-06-14drm/i915: reset the GPU on context finiBen Widawsky1-1/+1
2012-06-14drm/i915: preliminary context supportBen Widawsky1-0/+1
2012-06-04drm/i915: hold forcewake around ring hw initDaniel Vetter1-4/+9
2012-05-23i915: add dmabuf/prime buffer sharing support.Daniel Vetter1-1/+7
2012-05-22drm: Constify gem_vm_ops pointerLaurent Pinchart1-1/+1
2012-05-19drm/i915: Introduce for_each_ring() macroChris Wilson1-5/+5
2012-05-19drm/i915: hook Haswell devices in placeEugeni Dodonov1-0/+7
2012-05-19drm/i915: gen6_enable_rps() wants to be called after ring initialisationChris Wilson1-6/+4
2012-05-10drm/i915: enable semaphores on gen6 if dmar is not activeDaniel Vetter1-2/+4
2012-05-05drm/i915: fix gen4 gpu resetDaniel Vetter1-1/+1
2012-05-05drm/i915: remove modeset reset from i915_resetDaniel Vetter1-10/+0
2012-05-05drm/i915: also reset the media engine on gen4/5Daniel Vetter1-3/+25
2012-05-05drm/i915: kill flags parameter for reset functionsDaniel Vetter1-14/+15
2012-05-05drm/i915: make gpu hangman more resilientDaniel Vetter1-0/+12
2012-05-05drm/i915: extract intel_gpu_resetDaniel Vetter1-16/+27
2012-05-05drm/i915: simplify i915_reset a bitDaniel Vetter1-14/+5
2012-05-05drm/i915: add interface to simulate gpu hangsDaniel Vetter1-0/+2
2012-05-03drm/i915: create macros to handle masked bitsDaniel Vetter1-2/+2
2012-05-03drm/i915: manage PCH PLLs separately from pipesJesse Barnes1-0/+5
2012-04-17Merge tag 'v3.4-rc3' into drm-intel-next-queuedDaniel Vetter1-1/+1
2012-04-12drm/i915: re-init modeset hw state after gpu resetDaniel Vetter1-0/+5
2012-04-12drm/i915: use semaphores for the display planeBen Widawsky1-0/+15
2012-04-12Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...Dave Airlie1-2/+86
2012-04-11drm/i915: make rc6 module parameter read-onlyJesse Barnes1-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 10:23:50 +0000