index
:
platform/kernel/linux-3.10
accepted/tizen_3.0.2014.q3_common
accepted/tizen_3.0.2015.q2_common
accepted/tizen_common
accepted/tizen_ivi
accepted/tizen_mobile
accepted/tizen_tv
accepted/tizen_wearable
devel/aarch64
devel/tizen
devel/v3.10-ltsi
dmafence
kdbus-integration
master
sandbox/cometzero/tizen
sandbox/cosmichobo/tizen
sandbox/daeinki/tizen
sandbox/hwhwang7/tizen
sandbox/mchehab/tizen-media-backports
sandbox/mwereski/kdbus-integration
sandbox/pawelo/kdbus-next-wip
sandbox/pawelo/kdbus-next-wip-next
sandbox/pawelo/kdbus-v4-backport
sandbox/pawelo/kernfs
sandbox/pawelo/kernfs_better
sandbox/pawelo/sysfs
sandbox/pcoval/tizen
tizen
tizen-rebase-20140515
tizen_3.0.2014.q3_common
tizen_3.0.2014.q4_common
tizen_3.0.2015.q1_common
tizen_3.0.2015.q2_common
tizen_3.0.m1_mobile
tizen_3.0.m1_tv
tizen_LPD
upstream
v3.10.51-integration
v3.10.52-integration
v3.10.60-rebase
Domain: System / Kernel;
Inki Dae <inki.dae@samsung.com>
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
spear
Age
Commit message (
Expand
)
Author
Files
Lines
2012-07-18
Clk: SPEAr1340: Update sys clock parent array
Vipul Kumar Samar
1
-2
/
+2
2012-07-18
clk: SPEAr1340: Fix clk enable register for uart1 and i2c1.
Vipul Kumar Samar
1
-2
/
+2
2012-07-18
Clk:spear6xx:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-62
/
+60
2012-07-18
Clk:spear3xx:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-94
/
+86
2012-07-18
clk:spear1310:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-157
/
+155
2012-07-18
clk:spear1340:Fix: Rename clk ids within predefined limit
Vipul Kumar Samar
1
-138
/
+135
2012-06-25
clk: SPEAr600: Fix ethernet clock name for DT based probing
Stefan Roese
1
-1
/
+1
2012-06-20
Viresh has moved
Viresh Kumar
10
-10
/
+10
2012-05-14
SPEAr13xx: Add common clock framework support
Viresh Kumar
3
-0
/
+2072
2012-05-12
SPEAr: Switch to common clock framework
Viresh Kumar
3
-0
/
+957
2012-05-12
SPEAr: clk: Add General Purpose Timer Synthesizer clock
Viresh Kumar
3
-1
/
+172
2012-05-12
SPEAr: clk: Add Fractional Synthesizer clock
Viresh Kumar
3
-1
/
+182
2012-05-12
SPEAr: clk: Add Auxiliary Synthesizer clock
Viresh Kumar
3
-1
/
+242
2012-05-12
SPEAr: clk: Add VCO-PLL Synthesizer clock
Viresh Kumar
4
-0
/
+462