summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts
diff options
context:
space:
mode:
Diffstat (limited to 'arch/arm/boot/dts')
-rw-r--r--arch/arm/boot/dts/exynos4412-slp_pq.dts40
1 files changed, 40 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/exynos4412-slp_pq.dts b/arch/arm/boot/dts/exynos4412-slp_pq.dts
index add9306b382..7a826904727 100644
--- a/arch/arm/boot/dts/exynos4412-slp_pq.dts
+++ b/arch/arm/boot/dts/exynos4412-slp_pq.dts
@@ -1256,6 +1256,41 @@
status = "okay";
vinchg1-supply = <&charger_reg>;
};
+
+ fixed-regulators {
+ compatible = "simple-bus";
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ wlan_reg: voltage-regulator@7 {
+ compatible = "regulator-fixed";
+ reg = <7>;
+ regulator-name = "WL_REG_ON";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ gpio = <&gpj0 0 0>;
+ enable-active-high;
+ };
+ };
+
+ wlan {
+ compatible = "brcm,bcm4334";
+ wlan-supply = <&wlan_reg>;
+ interrupt-parent = <&gpx2>;
+ interrupts = <5 4>;
+ clocks = <&max77686 2>;
+ clock-names = "32khz";
+ pinctrl-names = "default";
+ pinctrl-0 = <&wlan_int>;
+ };
+
+ sdhci@12540000 {
+ bus-width = <4>;
+ broken-cd;
+ pinctrl-0 = <&sd3_clk &sd3_cmd &sd3_bus4>;
+ pinctrl-names = "default";
+ status = "okay";
+ };
};
&pinctrl_1 {
@@ -1267,4 +1302,9 @@
samsung,pins = "gpx1-6", "gpx1-1", "gpx1-2";
samsung,pin-pud = <1>;
};
+
+ wlan_int: wlan-irq {
+ samsung,pins = "gpx2-5";
+ samsung,pin-pud = <1>;
+ };
};